/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonLoopIdiomRecognition.cpp | 693 Value *TrueV = SelI->getTrueValue(); in matchLeftShift() local 739 ShouldSameV = TrueV; in matchLeftShift() 743 ShouldXoredV = TrueV; in matchLeftShift() 807 Value *TrueV = SelI->getTrueValue(); in matchRightShift() local 841 if (!match(TrueV, m_LShr(m_Value(R), m_One()))) in matchRightShift() 844 if (!match(FalseV, m_c_Xor(m_Specific(TrueV), m_Value(Q)))) in matchRightShift() 854 if (!match(TrueV, m_c_Xor(m_Specific(FalseV), m_Value(Q)))) in matchRightShift()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 7562 SDValue TrueV = N->getOperand(1); in combineSelectToBinOp() 7569 if (isAllOnesConstant(TrueV)) { in combineSelectToBinOp() 7577 return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp() 7581 if (isNullConstant(TrueV)) { in combineSelectToBinOp() 7589 return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp() 7594 if (isa<ConstantSDNode>(TrueV) && isa<ConstantSDNode>(FalseV)) { in combineSelectToBinOp() 7595 const APInt &TrueVal = TrueV->getAsAPIntVal(); in combineSelectToBinOp() 7605 if (CondV.getOpcode() == ISD::SETCC && TrueV.getOpcode() == ISD::SETCC && in combineSelectToBinOp() 7613 if (std::optional<bool> MatchResult = matchSetCC(LHS, RHS, CC, TrueV)) { in combineSelectToBinOp() 7614 return DAG.getNode(*MatchResult ? ISD::OR : ISD::AND, DL, VT, TrueV, in combineSelectToBinOp() 7560 SDValue TrueV = N->getOperand(1); combineSelectToBinOp() local 7693 SDValue TrueV = Op.getOperand(1); lowerSELECT() local 13742 SDValue TrueV = N0.getOperand(0); combineOrOfCZERO() local 16918 SDValue TrueV = N->getOperand(3); PerformDAGCombine() local [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/ |
H A D | BPFISelLowering.cpp | 660 SDValue TrueV = Op.getOperand(2); in LowerSELECT_CC() local 670 SDValue Ops[] = {LHS, RHS, TargetCC, TrueV, FalseV}; in LowerSELECT_CC()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRISelLowering.cpp | 886 SDValue TrueV = Op.getOperand(2); in LowerSELECT_CC() local 895 SDValue Ops[] = {TrueV, FalseV, TargetCC, Cmp}; in LowerSELECT_CC() 909 SDValue TrueV = DAG.getConstant(1, DL, Op.getValueType()); in LowerSETCC() local 912 SDValue Ops[] = {TrueV, FalseV, TargetCC, Cmp}; in LowerSETCC()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiISelLowering.cpp | 988 SDValue TrueV = Op.getOperand(2); in LowerSELECT_CC() local 999 return DAG.getNode(LanaiISD::SELECT_CC, DL, VTs, TrueV, FalseV, TargetCC, in LowerSELECT_CC()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelLowering.cpp | 1217 SDValue TrueV = Op.getOperand(2); in LowerSELECT_CC() local 1225 SDValue Ops[] = {TrueV, FalseV, TargetCC, Flag}; in LowerSELECT_CC()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | SimplifyCFG.cpp | 3134 Value *TrueV = SpeculatedStore->getValueOperand(); in SpeculativelyExecuteBB() local 3137 std::swap(TrueV, FalseV); in SpeculativelyExecuteBB() 3139 BrCond, TrueV, FalseV, "spec.store.select", BI); in SpeculativelyExecuteBB() 3226 Value *TrueV = ThenV, *FalseV = OrigV; in SpeculativelyExecuteBB() local 3228 std::swap(TrueV, FalseV); in SpeculativelyExecuteBB() 3229 Value *V = Builder.CreateSelect(BrCond, TrueV, FalseV, "spec.select", BI); in SpeculativelyExecuteBB()
|