Searched refs:TmpR1 (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonFrameLowering.cpp | 1821 Register TmpR1 = MRI.createVirtualRegister(RC); in expandStoreVecPred() local
1826 BuildMI(B, It, DL, HII.get(Hexagon::V6_vandqrt), TmpR1) in expandStoreVecPred()
1831 HII.storeRegToStackSlot(B, It, TmpR1, true, FI, RC, HRI, Register()); in expandStoreVecPred()
1835 NewRegs.push_back(TmpR1); in expandStoreVecPred()
1856 Register TmpR1 = MRI.createVirtualRegister(RC); in expandLoadVecPred() local
1862 HII.loadRegFromStackSlot(B, It, TmpR1, FI, RC, HRI, Register()); in expandLoadVecPred()
1866 .addReg(TmpR1, RegState::Kill) in expandLoadVecPred()
1870 NewRegs.push_back(TmpR1); in expandLoadVecPred()
|
| H A D | HexagonSplitDouble.cpp | 951 Register TmpR1 = MRI->createVirtualRegister(IntRC); in splitAslOr() local
952 BuildMI(B, MI, DL, TII->get(S2_extractu), TmpR1) in splitAslOr()
959 .addReg(TmpR1); in splitAslOr()
|