Searched refs:TPReg (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVMCCodeEmitter.cpp | 192 MCOperand TPReg = MI.getOperand(2); in expandAddTPRel() local
193 assert(TPReg.isReg() && TPReg.getReg() == RISCV::X4 && in expandAddTPRel()
219 .addOperand(TPReg); in expandAddTPRel()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 1332 SDValue TPReg = DAG.getRegister(CSKY::R31, MVT::i32); in getStaticTLSAddr() local
1333 return DAG.getNode(ISD::ADD, DL, Ty, Load, TPReg); in getStaticTLSAddr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 7631 RegisterSDNode *TPReg = dyn_cast<RegisterSDNode>(TPRegNode.getNode()); in isEligibleToFoldADDIForFasterLocalAccesses() local
7632 if (!TPReg || (TPReg->getReg() != Subtarget.getThreadPointerRegister())) in isEligibleToFoldADDIForFasterLocalAccesses()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 7430 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); in getStaticTLSAddr()
7431 return DAG.getNode(ISD::ADD, DL, Ty, Load, TPReg); in getStaticTLSAddr()
7446 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); in getStaticTLSAddr()
7448 DAG.getNode(RISCVISD::ADD_TPREL, DL, Ty, MNHi, TPReg, AddrAdd); in getStaticTLSAddr()
7428 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); getStaticTLSAddr() local
7444 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); getStaticTLSAddr() local
|