Searched refs:TEGRA234_CLK_PLLP_OUT0 (Results 1 – 5 of 5) sorted by relevance
34 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
183 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;711 <&bpmp TEGRA234_CLK_PLLP_OUT0>;713 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;730 <&bpmp TEGRA234_CLK_PLLP_OUT0>;732 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;749 <&bpmp TEGRA234_CLK_PLLP_OUT0>;751 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;768 <&bpmp TEGRA234_CLK_PLLP_OUT0>;770 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;787 <&bpmp TEGRA234_CLK_PLLP_OUT0>;[all...]
38 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
39 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
205 #define TEGRA234_CLK_PLLP_OUT0 102U macro