Home
last modified time | relevance | path

Searched refs:SuperClasses (Results 1 – 12 of 12) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrOperands.td18 let RenderMethod = "addMemOperands", SuperClasses = [X86MemAsmOperand] in {
49 let SuperClasses = [X86MemAsmOperand];
148 let SuperClasses = [X86AbsMemAsmOperand];
154 let SuperClasses = [X86AbsMemAsmOperand];
184 let SuperClasses = [X86Mem8AsmOperand];
188 let SuperClasses = [X86Mem16AsmOperand];
192 let SuperClasses = [X86Mem32AsmOperand];
196 let SuperClasses = [X86Mem64AsmOperand];
203 let SuperClasses = [X86Mem8AsmOperand];
207 let SuperClasses = [X86Mem16AsmOperand];
[all …]
/freebsd/contrib/llvm-project/llvm/lib/TableGen/
H A DJSONBackend.cpp151 json::Array SuperClasses; in run() local
155 SuperClasses.push_back(SuperName); in run()
159 Obj["!superclasses"] = std::move(SuperClasses); in run()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DAsmMatcherEmitter.cpp181 std::vector<ClassInfo *> SuperClasses; member
261 while (!Root->SuperClasses.empty()) in isRelatedTo()
262 Root = Root->SuperClasses.front(); in isRelatedTo()
265 while (!RHSRoot->SuperClasses.empty()) in isRelatedTo()
266 RHSRoot = RHSRoot->SuperClasses.front(); in isRelatedTo()
278 SmallVector<const ClassInfo *, 16> Worklist(SuperClasses.begin(), in isSubsetOf()
279 SuperClasses.end()); in isSubsetOf()
285 for (auto *Super : CI->SuperClasses) in isSubsetOf()
296 while (!Root->SuperClasses.empty()) { in getTreeDepth()
298 Root = Root->SuperClasses.front(); in getTreeDepth()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h69 const unsigned *SuperClasses; variable
182 return ArrayRef(SuperClasses, SuperClassesSize); in superclasses()
187 bool isASubClass() const { return SuperClasses != nullptr; } in isASubClass()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenRegisters.h324 SmallVector<CodeGenRegisterClass *, 4> SuperClasses; variable
459 return SuperClasses; in getSuperClasses()
H A DCodeGenRegisters.cpp782 assert(!SuperClasses.empty() && "Synthesized class without super class"); in inheritProperties()
788 find_if(reverse(SuperClasses), in inheritProperties()
790 CodeGenRegisterClass &Super = NearestAllocSCRIt == SuperClasses.rend() in inheritProperties()
791 ? *SuperClasses.back() in inheritProperties()
968 I->SuperClasses.push_back(&RC); in computeSubClasses()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsInstrInfo.td575 let SuperClasses = Supers;
584 let SuperClasses = Supers;
593 let SuperClasses = Supers;
603 let SuperClasses = Supers;
612 let SuperClasses = Supers;
621 let SuperClasses = Supers;
631 let SuperClasses = Supers;
679 let SuperClasses = [ConstantUImm20AsmOperandClass];
712 let SuperClasses = [SImm16AsmOperandClass];
719 let SuperClasses = [ConstantSImm10Lsl3AsmOperandClass];
[all …]
H A DMicroMipsInstrInfo.td150 let SuperClasses = [MipsMemAsmOperand];
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrInfo.td197 let SuperClasses = superClasses;
206 let RenderMethod = "addRegOperands", SuperClasses = [MxRegClass]in {
/freebsd/contrib/llvm-project/clang/utils/TableGen/
H A DClangAttrEmitter.cpp3425 std::vector<const Record *> SuperClasses = R->getSuperClasses(); in findSuperClass() local
3426 for (const Record *R : reverse(SuperClasses)) { in findSuperClass()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrFormats.td200 let SuperClasses = [ShifterOperand];
206 let SuperClasses = [ShifterOperand];
214 let SuperClasses = [ShifterOperand];
226 let SuperClasses = [ShifterOperand];
238 let SuperClasses = [ShifterOperand];
243 let SuperClasses = [LogicalVecShifterOperand];
250 let SuperClasses = [ShifterOperand];
261 let SuperClasses = [ExtendOperand];
267 let SuperClasses = [ExtendOperand];
13121 let SuperClasses = [ExtendOperandLSL64];
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTarget.td949 list<AsmOperandClass> SuperClasses = [];