| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 3795 EVT SubVT = N->getValueType(0); in SplitVecOp_EXTRACT_SUBVECTOR() local
3806 assert(IdxVal + SubVT.getVectorMinNumElements() <= LoEltsMin && in SplitVecOp_EXTRACT_SUBVECTOR()
3808 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, SubVT, Lo, Idx); in SplitVecOp_EXTRACT_SUBVECTOR()
3809 } else if (SubVT.isScalableVector() == in SplitVecOp_EXTRACT_SUBVECTOR()
3811 return DAG.getExtractSubvector(dl, SubVT, Hi, IdxVal - LoEltsMin); in SplitVecOp_EXTRACT_SUBVECTOR()
3815 assert(SubVT.isFixedLengthVector() && in SplitVecOp_EXTRACT_SUBVECTOR()
3822 if (SubVT.getScalarType() == MVT::i1) in SplitVecOp_EXTRACT_SUBVECTOR()
3841 StackPtr = TLI.getVectorSubVecPointer(DAG, StackPtr, VecVT, SubVT, Idx); in SplitVecOp_EXTRACT_SUBVECTOR()
3844 SubVT, dl, Store, StackPtr, in SplitVecOp_EXTRACT_SUBVECTOR()
6441 EVT SubVT = Mask->getValueType(0); in convertMask() local
[all …]
|
| H A D | DAGCombiner.cpp | 3884 EVT SubVT = N->getValueType(0); in foldSubToUSubSat() local
3894 return getTruncatedUSUBSAT(DstVT, SubVT, MaxRHS, Op1, DAG, DL); in foldSubToUSubSat()
3896 return getTruncatedUSUBSAT(DstVT, SubVT, MaxLHS, Op1, DAG, DL); in foldSubToUSubSat()
3903 return getTruncatedUSUBSAT(DstVT, SubVT, Op0, MinRHS, DAG, DL); in foldSubToUSubSat()
3905 return getTruncatedUSUBSAT(DstVT, SubVT, Op0, MinLHS, DAG, DL); in foldSubToUSubSat()
24976 EVT SubVT; in combineConcatVectorOfConcatVectors() local
24984 SubVT = Op.getOperand(0).getValueType(); in combineConcatVectorOfConcatVectors()
24985 if (!DAG.getTargetLoweringInfo().isTypeLegal(SubVT)) in combineConcatVectorOfConcatVectors()
24990 if (SubVT != Op.getOperand(0).getValueType()) in combineConcatVectorOfConcatVectors()
24998 ConcatOps.append(FirstConcat->getNumOperands(), DAG.getUNDEF(SubVT)); in combineConcatVectorOfConcatVectors()
[all …]
|
| H A D | SelectionDAG.cpp | 3604 EVT SubVT = N0.getValueType(); in computeKnownBits() local
3605 unsigned SubBitWidth = SubVT.getScalarSizeInBits(); in computeKnownBits()
3608 if (!(SubVT.isInteger() || SubVT.isFloatingPoint())) in computeKnownBits()
12867 EVT SubVT = EVT::getVectorVT(*getContext(), OpSVT, NumSubElts); in matchBinOpReduction() local
12868 if (!TLI->isExtractSubvectorCheap(SubVT, OpVT, 0)) in matchBinOpReduction()
12871 return getExtractSubvector(SDLoc(Op), SubVT, Op, 0); in matchBinOpReduction()
|
| H A D | TargetLowering.cpp | 1385 EVT SubVT = Op.getOperand(0).getValueType(); in SimplifyDemandedBits() local
1387 unsigned NumSubElts = SubVT.getVectorNumElements(); in SimplifyDemandedBits()
3414 EVT SubVT = Op.getOperand(0).getValueType(); in SimplifyDemandedVectorElts() local
3416 unsigned NumSubElts = SubVT.getVectorNumElements(); in SimplifyDemandedVectorElts()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 1126 MVT SubVT = MVT::getVectorVT(MaxVT.getScalarType(), NumSubElts); in PreprocessISelDAG() local
1127 SDValue Extract = CurDAG->getNode(ISD::EXTRACT_SUBVECTOR, dl, SubVT, in PreprocessISelDAG()
4403 EVT SubVT = ShiftAmt.getValueType(); in tryShiftAmountMod() local
4413 SubVT = Add1.getValueType(); in tryShiftAmountMod()
4415 if (Add0.getValueType() != SubVT) { in tryShiftAmountMod()
4416 Add0 = CurDAG->getZExtOrTrunc(Add0, DL, SubVT); in tryShiftAmountMod()
4420 X = CurDAG->getNode(ISD::ADD, DL, SubVT, Add1, Add0); in tryShiftAmountMod()
4427 SDValue Zero = CurDAG->getConstant(0, DL, SubVT); in tryShiftAmountMod()
4428 SDValue Neg = CurDAG->getNode(ISD::SUB, DL, SubVT, Zero, X); in tryShiftAmountMod()
|
| H A D | X86ISelLowering.cpp | 4265 EVT SubVT = Sub.getValueType(); in collectConcatOps() local
4267 if (VT.getSizeInBits() == (SubVT.getSizeInBits() * 2)) { in collectConcatOps()
4271 Ops.push_back(DAG.getUNDEF(SubVT)); in collectConcatOps()
4277 Src.getOperand(1).getValueType() == SubVT && in collectConcatOps()
4302 Ops.push_back(DAG.getUNDEF(SubVT)); in collectConcatOps()
4725 EVT SubVT = V1.getValueType(); in concatSubVectors() local
4726 EVT SubSVT = SubVT.getScalarType(); in concatSubVectors()
4727 unsigned SubNumElts = SubVT.getVectorNumElements(); in concatSubVectors()
4728 unsigned SubVectorWidth = SubVT.getSizeInBits(); in concatSubVectors()
6212 EVT SubVT = Sub.getValueType(); in getFauxShuffleMask() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3888 EVT SubVT = ShiftAmt->getValueType(0); in tryShiftAmountMod() local
3889 if (SubVT == MVT::i32) { in tryShiftAmountMod()
3893 assert(SubVT == MVT::i64); in tryShiftAmountMod()
3898 CurDAG->getCopyFromReg(CurDAG->getEntryNode(), DL, ZeroReg, SubVT); in tryShiftAmountMod()
3900 CurDAG->getMachineNode(NegOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
3908 EVT SubVT = ShiftAmt->getValueType(0); in tryShiftAmountMod() local
3909 if (SubVT == MVT::i32) { in tryShiftAmountMod()
3913 assert(SubVT == MVT::i64); in tryShiftAmountMod()
3918 CurDAG->getCopyFromReg(CurDAG->getEntryNode(), DL, ZeroReg, SubVT); in tryShiftAmountMod()
3920 CurDAG->getMachineNode(NotOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
|
| H A D | AArch64ISelLowering.cpp | 15188 EVT SubVT = VT.getHalfNumVectorElementsVT(*DAG.getContext()); in LowerBUILD_VECTOR() local
15189 if (isTypeLegal(SubVT) && SubVT.isVector() && in LowerBUILD_VECTOR()
15190 SubVT.getVectorNumElements() >= 2) { in LowerBUILD_VECTOR()
15194 LowerBUILD_VECTOR(DAG.getBuildVector(SubVT, DL, Ops1), DAG); in LowerBUILD_VECTOR()
15196 LowerBUILD_VECTOR(DAG.getBuildVector(SubVT, DL, Ops2), DAG); in LowerBUILD_VECTOR()
15306 EVT SubVT = V1.getValueType(); in LowerCONCAT_VECTORS() local
15307 EVT PairVT = SubVT.getDoubleNumVectorElementsVT(*DAG.getContext()); in LowerCONCAT_VECTORS()
20267 EVT SubVT = SubVec.getValueType(); in performInsertSubvectorCombine() local
20270 if (VecVT.isScalableVector() && SubVT.isFixedLengthVector() && in performInsertSubvectorCombine()
20278 !DAG.getTargetLoweringInfo().isTypeLegal(SubVT)) in performInsertSubvectorCombine()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 3565 auto *SubVT = VectorType::get(ScalarTy, State.VF); in execute() local
3583 Value *Undef = PoisonValue::get(SubVT); in execute()
3596 if (StoredVec->getType() != SubVT) in execute()
3597 StoredVec = createBitOrPointerCast(State.Builder, StoredVec, SubVT, DL); in execute()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 1582 auto *SubVT = FixedVectorType::get(VT->getElementType(), NumSubElts); variable
1657 SubVT, DemandedAllSubElts,
1678 SubVT, DemandedAllSubElts,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8980 EVT SubVT = SubV1.getValueType(); in LowerVECTOR_SHUFFLE() local
8988 ShuffleMask, SubVT, WhichResult, isV_UNDEF)) { in LowerVECTOR_SHUFFLE()
8993 SDValue Res = DAG.getNode(ShuffleOpc, dl, DAG.getVTList(SubVT, SubVT), in LowerVECTOR_SHUFFLE()
9325 EVT SubVT = MVT::v4i32; in LowerEXTRACT_SUBVECTOR() local
9326 SDValue SubVec = DAG.getNode(ISD::UNDEF, dl, SubVT); in LowerEXTRACT_SUBVECTOR()
9330 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR()
9332 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR()
9340 EVT SubVT = MVT::getVectorVT(ElType, NumElts); in LowerEXTRACT_SUBVECTOR() local
9341 SDValue SubVec = DAG.getNode(ISD::UNDEF, dl, SubVT); in LowerEXTRACT_SUBVECTOR()
9345 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 5849 MVT SubVT = in lowerVECTOR_SHUFFLE() local
5853 getDeinterleaveShiftAndTrunc(DL, SubVT, V1, Factor, Index, DAG); in lowerVECTOR_SHUFFLE()
5855 getDeinterleaveShiftAndTrunc(DL, SubVT, V2, Factor, Index, DAG); in lowerVECTOR_SHUFFLE()
5859 SubVT.getDoubleNumVectorElementsVT(), Lo, Hi); in lowerVECTOR_SHUFFLE()
5910 MVT SubVT = VT.getHalfNumVectorElementsVT(); in lowerVECTOR_SHUFFLE() local
5912 DAG.getExtractSubvector(DL, SubVT, Lo, 0), in lowerVECTOR_SHUFFLE()
5913 DAG.getExtractSubvector(DL, SubVT, Hi, 0)); in lowerVECTOR_SHUFFLE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 2585 MVT SubVT = Op.getOperand(0).getSimpleValueType(); in lowerCONCAT_VECTORS() local
2586 unsigned NumSubElems = SubVT.getVectorNumElements(); in lowerCONCAT_VECTORS()
|