Home
last modified time | relevance | path

Searched refs:SubHi (Results 1 – 4 of 4) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBitSimplify.cpp449 unsigned SubHi = HRI.getHexagonSubRegIndex(DstRC, Hexagon::ps_sub_hi); in parseRegSequence() local
450 assert((Sub1 == SubLo && Sub2 == SubHi) || (Sub1 == SubHi && Sub2 == SubLo)); in parseRegSequence()
451 if (Sub1 == SubLo && Sub2 == SubHi) { in parseRegSequence()
456 if (Sub1 == SubHi && Sub2 == SubLo) { in parseRegSequence()
1636 unsigned SubHi = HRI.getHexagonSubRegIndex(*FRC, Hexagon::ps_sub_hi); in processBlock() local
1638 BitTracker::RegisterRef TH = { R, SubHi }; in processBlock()
1647 .addImm(SubHi); in processBlock()
1701 unsigned SubHi = HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_hi); in propagateRegCopy() local
1703 Changed |= HBS::replaceSubWithSub(RD.Reg, SubHi, SH.Reg, SH.Sub, MRI); in propagateRegCopy()
1711 unsigned SubHi = HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_hi); in propagateRegCopy() local
[all …]
H A DHexagonConstPropagation.cpp1951 unsigned SubHi = HRI.getHexagonSubRegIndex(DefRC, Hexagon::ps_sub_hi); in evaluate() local
1952 if (Sub1 != SubLo && Sub1 != SubHi) in evaluate()
1954 if (Sub2 != SubLo && Sub2 != SubHi) in evaluate()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DBUFInstructions.td1851 defvar SubHi = !if(!eq(vt, i32), sub1, sub2_sub3);
1854 (REG_SEQUENCE DataRC, SrcRC:$data, SubLo, SrcRC:$cmp, SubHi),
1866 (REG_SEQUENCE DataRC, SrcRC:$data, SubLo, SrcRC:$cmp, SubHi),
1880 (REG_SEQUENCE DataRC, SrcRC:$data, SubLo, SrcRC:$cmp, SubHi),
1894 (REG_SEQUENCE DataRC, SrcRC:$data, SubLo, SrcRC:$cmp, SubHi),
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp42751 if (SDValue SubHi = FindSubVector128((Imm & 0xF0) >> 4)) { in combineTargetShuffle() local
42754 SubHi = DAG.getBitcast(SubVT, SubHi); in combineTargetShuffle()
42755 return DAG.getNode(ISD::CONCAT_VECTORS, DL, VT, SubLo, SubHi); in combineTargetShuffle()