Home
last modified time | relevance | path

Searched refs:StartReg (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNNSAReassign.cpp73 unsigned StartReg) const;
75 bool canAssign(unsigned StartReg, unsigned NumRegs) const;
116 SmallVectorImpl<LiveInterval *> &Intervals, unsigned StartReg) const { in tryAssignRegisters()
124 if (LRM->checkInterference(*Intervals[N], MCRegister::from(StartReg + N))) in tryAssignRegisters()
128 LRM->assign(*Intervals[N], MCRegister::from(StartReg + N)); in tryAssignRegisters()
133 bool GCNNSAReassignImpl::canAssign(unsigned StartReg, unsigned NumRegs) const { in canAssign() argument
135 unsigned Reg = StartReg + N; in canAssign()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DMVETPAndVPTOptimisationsPass.cpp171 Register StartReg = LoopPhi->getOperand(2).getMBB() == Latch in findLoopComponents() local
174 LoopStart = LookThroughCOPY(MRI->getVRegDef(StartReg), MRI); in findLoopComponents()
356 Register StartReg = LoopStart->getOperand(0).getReg(); in MergeLoopEnd() local
382 !CheckUsers(StartReg, {LoopPhi}, MRI)) { in MergeLoopEnd()
393 MRI->constrainRegClass(StartReg, &ARM::GPRlrRegClass); in MergeLoopEnd()
398 LoopPhi->getOperand(3).setReg(StartReg); in MergeLoopEnd()
401 LoopPhi->getOperand(1).setReg(StartReg); in MergeLoopEnd()