Home
last modified time | relevance | path

Searched refs:StageInst1 (Results 1 – 1 of 1) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachinePipeliner.cpp2985 int StageInst1 = stageScheduled(SU); in orderDependence() local
3003 if (MO.isDef() && Reads && stageScheduled(*I) <= StageInst1) { in orderDependence()
3007 } else if (MO.isDef() && Reads && stageScheduled(*I) > StageInst1) { in orderDependence()
3011 } else if (MO.isUse() && Writes && stageScheduled(*I) == StageInst1) { in orderDependence()
3020 } else if (MO.isUse() && Writes && stageScheduled(*I) > StageInst1) { in orderDependence()
3028 } else if (MO.isUse() && Writes && stageScheduled(*I) < StageInst1) { in orderDependence()
3033 } else if (MO.isUse() && stageScheduled(*I) == StageInst1 && in orderDependence()
3046 if (S.getKind() == SDep::Order && stageScheduled(*I) == StageInst1) { in orderDependence()
3054 else if (S.getKind() == SDep::Anti && stageScheduled(*I) == StageInst1) { in orderDependence()
3063 if (P.getKind() == SDep::Order && stageScheduled(*I) == StageInst1) { in orderDependence()