Searched refs:SrcReg0Sub0 (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 8286 MachineOperand SrcReg0Sub0 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC, in splitScalar64BitUnaryOp() local
8295 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0).add(SrcReg0Sub0); in splitScalar64BitUnaryOp()
8526 MachineOperand SrcReg0Sub0 = buildExtractSubRegOrImm(MII, MRI, Src0, Src0RC, in splitScalar64BitBinaryOp() local
8542 .add(SrcReg0Sub0) in splitScalar64BitBinaryOp()
|
| H A D | SIISelLowering.cpp | 5423 MachineOperand SrcReg0Sub0 = TII->buildExtractSubRegOrImm( in EmitInstrWithCustomInserter() local
5437 .add(SrcReg0Sub0) in EmitInstrWithCustomInserter()
|