Searched refs:SrcElts (Results 1 – 6 of 6) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCasts.cpp | 2135 unsigned SrcElts = cast<FixedVectorType>(SrcTy)->getNumElements(); in optimizeVectorResizeWithIntegerBitCasts() local 2138 assert(SrcElts != DestElts && "Element counts should be different."); in optimizeVectorResizeWithIntegerBitCasts() 2143 auto ShuffleMaskStorage = llvm::to_vector<16>(llvm::seq<int>(0, SrcElts)); in optimizeVectorResizeWithIntegerBitCasts() 2147 if (SrcElts > DestElts) { in optimizeVectorResizeWithIntegerBitCasts() 2167 uint32_t NullElt = SrcElts; in optimizeVectorResizeWithIntegerBitCasts() 2171 unsigned DeltaElts = DestElts - SrcElts; in optimizeVectorResizeWithIntegerBitCasts()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAG.cpp | 2847 auto CheckSplatSrc = [&](SDValue Src, const APInt &SrcElts) { in isSplatValue() argument 2849 return (SrcElts.popcount() == 1) || in isSplatValue() 2850 (isSplatValue(Src, SrcElts, SrcUndefs, Depth + 1) && in isSplatValue() 2851 (SrcElts & SrcUndefs).isZero()); in isSplatValue()
|
H A D | DAGCombiner.cpp | 14716 unsigned SrcElts = N00.getValueType().getVectorMinNumElements(); in visitSIGN_EXTEND_INREG() local 14718 APInt DemandedSrcElts = APInt::getLowBitsSet(SrcElts, DstElts); in visitSIGN_EXTEND_INREG()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 33086 unsigned SrcElts = in ReplaceNodeResults() local 33089 MVT VecInVT = MVT::getVectorVT(SrcVT.getSimpleVT(), SrcElts); in ReplaceNodeResults() 33091 if (NumElts != SrcElts) { in ReplaceNodeResults() 42192 APInt SrcElts = DemandedElts.zextOrTrunc(SrcVT.getVectorNumElements()); in SimplifyDemandedVectorEltsForTargetNode() local 42193 if (SimplifyDemandedVectorElts(Src, SrcElts, SrcUndef, SrcZero, TLO, in SimplifyDemandedVectorEltsForTargetNode() 42350 APInt SrcElts = APInt::getOneBitSet(SrcVT.getVectorNumElements(), 0); in SimplifyDemandedVectorEltsForTargetNode() local 42351 if (SimplifyDemandedVectorElts(Src, SrcElts, SrcUndef, SrcZero, TLO, in SimplifyDemandedVectorEltsForTargetNode() 42357 Src, SrcElts, TLO.DAG, Depth + 1)) in SimplifyDemandedVectorEltsForTargetNode() 42607 APInt SrcElts = APInt::getZero(NumElts); in SimplifyDemandedVectorEltsForTargetNode() local 42612 SrcElts.setBit(M); in SimplifyDemandedVectorEltsForTargetNode() [all …]
|
/freebsd/contrib/llvm-project/clang/lib/Sema/ |
H A D | SemaChecking.cpp | 5085 unsigned SrcElts = SrcTy->castAs<VectorType>()->getNumElements(); in ConvertVectorExpr() local 5087 if (SrcElts != DstElts) in ConvertVectorExpr()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 2310 unsigned SrcElts = SrcVT.getVectorNumElements(); in isExtractSubvectorCheap() 2326 if ((ResElts * 2) != SrcElts) in isExtractSubvectorCheap() 2309 unsigned SrcElts = SrcVT.getVectorNumElements(); isExtractSubvectorCheap() local
|