Home
last modified time | relevance | path

Searched refs:Src2VT (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DVOPCInstructions.td53 let HasExtDPP = getHasVOP3DPP<DstVT, Src0VT, Src1VT, Src2VT>.ret;
99 let Src2DPP = getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 0/*IsFake16*/>.ret;
102 let Src2ModDPP = getSrcModDPP_t16<Src2VT, 0/*IsFake16*/>.ret;
105 let Src2VOP3DPP = getVOP3DPPSrcForVT<Src2VT, 0/*IsFake16*/>.ret;
110 let Src2RC64 = getVOP3SrcForVT<Src2VT, 1/*IsTrue16*/>.ret;
113 let Src2Mod = getSrcMod<Src2VT, 1/*IsTrue16*/, 0/*IsFake16*/>.ret;
116 let Src2ModVOP3DPP = getSrcModVOP3VC<Src2VT, 0/*IsFake16*/>.ret;
125 let Src2DPP = getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 1/*IsFake16*/>.ret;
128 let Src2ModDPP = getSrcModDPP_t16<Src2VT, 1/*IsFake16*/>.ret;
131 let Src2VOP3DPP = getVOP3DPPSrcForVT<Src2VT, 1/*IsFake16*/>.ret;
[all …]
H A DVOP3PInstructions.td636 let Src2VT = DstVT;
1199 (P.Src2VT (VOP3PMods P.Src2VT:$src2, i32:$src2_modifiers))
1201 …0_modifiers, P.Src0VT:$src0, i32:$src1_modifiers, P.Src1VT:$src1, $src2_modifiers, P.Src2VT:$src2))
1208 (P.Src2VT P.Src2VT:$src2), (WMMAOpSelVOP3PMods i32:$src2_modifiers)
1210 …DstVT (Inst (i32 8), P.Src0VT:$src0, (i32 8), P.Src1VT:$src1, i32:$src2_modifiers, P.Src2VT:$src2))
1217 (P.Src2VT P.Src2VT:$src2), (i1 timm:$clamp)
1219 …odifiers, P.Src0VT:$src0, i32:$src1_modifiers, P.Src1VT:$src1, (i32 8), P.Src2VT:$src2, i1:$clamp))
1489 dag Src2InPatWmma = !cond(IsC_IMod1 : (ins Src2VT:$src2),
1490 … IsC_F32_IMod0 : (ins (Src2VT (WMMAModsF32NegAbs Src2VT:$src2, i32:$src2_modifiers))),
1491 … IsC_F16_IMod0 : (ins (Src2VT (WMMAModsF16NegAbs Src2VT:$src2, i32:$src2_modifiers))),
[all …]
H A DSIInstrInfo.td2544 ValueType Src1VT = i32, ValueType Src2VT = i32> {
2551 !if(!eq(Src2VT.Size, 64),
2576 field ValueType Src2VT = ArgVT[3];
2586 field RegisterOperand Src2RC64 = getVOP3SrcForVT<Src2VT>.ret;
2589 field RegisterOperand Src2DPP = getVregSrcForVT<Src2VT>.ret;
2592 field RegisterOperand Src2VOP3DPP = getVOP3DPPSrcForVT<Src2VT>.ret;
2597 field Operand Src2Mod = getSrcMod<Src2VT>.ret;
2600 field Operand Src2ModDPP = getSrcModDPP<Src2VT>.ret;
2603 field Operand Src2ModVOP3DPP = getSrcModVOP3VC<Src2VT>.ret;
2608 field RegisterOperand Src2VOPD3 = getVregSrcForVT<Src2VT>.ret;
[all …]
H A DVOP2Instructions.td485 let Ins32 = (ins Src0RC32:$src0, Src1RC32:$src1, getVregSrcForVT<Src2VT>.ret:$src2);
487 let Src2RC64 = getVOP3VRegForVT<Src2VT, IsTrue16, !not(IsRealTrue16)>.ret;
493 getVregSrcForVT<Src2VT>.ret:$src2, // stub argument
512 getVregSrcForVT<Src2VT>.ret:$src2, // stub argument
516 getVregSrcForVT<Src2VT>.ret:$src2, // stub argument
551 …let Ins32 = (ins Src0RC32:$src0, Src1RC32:$src1, getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 0/*IsFake1…
554 let Src2DPP = getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 0/*IsFake16*/>.ret;
557 let Src2ModDPP = getSrcModDPP_t16<Src2VT, 0/*IsFake16*/>.ret;
560 … getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 0/*IsFake16*/>.ret:$src2, // stub argument
565 … getVregSrcForVT<Src2VT, 1/*IsTrue16*/, 0/*IsFake16*/>.ret:$src2, // stub argument
[all …]
H A DVOPInstructions.td1323 (P.Src2VT (VOP3Mods P.Src2VT:$src2, i32:$src2_modifiers))))];
1342 dag src2_dag = (P.Src2VT (SrcPat P.Src2VT:$src2, i32:$src2_modifiers));
1369 (P.Src2VT (VOP3OpSel P.Src2VT:$src2, i32:$src2_modifiers))))];
1388 (P.Src2VT (VOP3OpSelMods P.Src2VT:$src2, i32:$src2_modifiers))))];
1417 … P.DstVT:$vdst, (DivergentFragOrOp<node, P>.ret (P.Src0VT src0), P.Src1VT:$src1, P.Src2VT:$src2))];
1428 …list<dag> ret3 = [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2, i1:$cl…
1437 …list<dag> mfma_with_abid = [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$sr…
1439 …list<dag> mfma_no_abid = [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2,
1447 … [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2, i32:$idx,
1454 [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2,
[all …]
H A DVOP3Instructions.td1639 dag ret3 = (P.DstVT (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2));
1648 dag ret3 = (inst P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2, (i1 0));
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp27002 MVT Src2VT = Src2.getSimpleValueType(); in LowerINTRINSIC_WO_CHAIN() local
27003 MVT MaskVT = MVT::getVectorVT(MVT::i1, Src2VT.getVectorNumElements()); in LowerINTRINSIC_WO_CHAIN()