Searched refs:Src1Idx (Results 1 – 5 of 5) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600ExpandSpecialInstrs.cpp | 204 int Src1Idx = TII->getOperandIdx(MI, R600::OpName::src1); in runOnMachineFunction() local 205 if (Src1Idx != -1) { in runOnMachineFunction() 206 Src1 = MI.getOperand(Src1Idx).getReg(); in runOnMachineFunction()
|
H A D | SIFoldOperands.cpp | 1228 int Src1Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1); in tryConstantFoldOp() local 1229 if (Src1Idx == -1) in tryConstantFoldOp() 1231 MachineOperand *Src1 = getImmOrMaterializedImm(MI->getOperand(Src1Idx)); in tryConstantFoldOp() 1249 MI->removeOperand(Src1Idx); in tryConstantFoldOp() 1259 std::swap(Src0Idx, Src1Idx); in tryConstantFoldOp() 1268 MI->removeOperand(Src1Idx); in tryConstantFoldOp() 1272 MI->removeOperand(Src1Idx); in tryConstantFoldOp() 1288 MI->removeOperand(Src1Idx); in tryConstantFoldOp() 1300 MI->removeOperand(Src1Idx); in tryConstantFoldOp()
|
H A D | SIInstrInfo.cpp | 2770 unsigned Src1Idx) const { in commuteInstructionImpl() 2778 if (Src0Idx > Src1Idx) in commuteInstructionImpl() 2779 std::swap(Src0Idx, Src1Idx); in commuteInstructionImpl() 2784 static_cast<int>(Src1Idx) && in commuteInstructionImpl() 2788 MachineOperand &Src1 = MI.getOperand(Src1Idx); in commuteInstructionImpl() 2792 if (isOperandLegal(MI, Src1Idx, &Src0)) { in commuteInstructionImpl() 2795 = TargetInstrInfo::commuteInstructionImpl(MI, NewMI, Src0Idx, Src1Idx); in commuteInstructionImpl() 2803 if (isOperandLegal(MI, Src1Idx, &Src0)) in commuteInstructionImpl() 2840 int Src1Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1); in findCommutedOpIndices() local 2841 if (Src1Idx == -1) in findCommutedOpIndices() [all …]
|
H A D | SIFixSGPRCopies.cpp | 706 int Src1Idx = in runOnMachineFunction() local 709 MachineOperand &Src1 = MI.getOperand(Src1Idx); in runOnMachineFunction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 4496 const int Src1Idx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::src1); in validateSOPLiteral() local 4498 const int OpIndices[] = { Src0Idx, Src1Idx }; in validateSOPLiteral() 4621 int Src1Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1); in validateDPP() local 4622 if (Src1Idx >= 0) { in validateDPP() 4623 const MCOperand &Src1 = Inst.getOperand(Src1Idx); in validateDPP() 4626 auto Reg = mc2PseudoReg(Inst.getOperand(Src1Idx).getReg()); in validateDPP()
|