/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 10467 EVT SplitVT = Op0Lo.getValueType(); in lowerVECTOR_DEINTERLEAVE() 10470 DAG.getVTList(SplitVT, SplitVT), Op0Lo, Op0Hi); in lowerVECTOR_DEINTERLEAVE() 10472 DAG.getVTList(SplitVT, SplitVT), Op1Lo, Op1Hi); in lowerVECTOR_DEINTERLEAVE() 10545 EVT SplitVT = Op0Lo.getValueType(); in lowerVECTOR_INTERLEAVE() 10548 DAG.getVTList(SplitVT, SplitVT), Op0Lo, Op1Lo); in lowerVECTOR_INTERLEAVE() 10550 DAG.getVTList(SplitVT, SplitVT), Op0H in lowerVECTOR_INTERLEAVE() 10465 EVT SplitVT = Op0Lo.getValueType(); lowerVECTOR_DEINTERLEAVE() local 10543 EVT SplitVT = Op0Lo.getValueType(); lowerVECTOR_INTERLEAVE() local [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 6816 EVT SplitVT = EVT::getVectorVT(*DAG.getContext(), MVT::i32, CmpElements); in LowerVSETCC() local 6817 SDValue CastOp0 = DAG.getNode(ISD::BITCAST, dl, SplitVT, Op0); in LowerVSETCC() 6818 SDValue CastOp1 = DAG.getNode(ISD::BITCAST, dl, SplitVT, Op1); in LowerVSETCC() 6819 SDValue Cmp = DAG.getNode(ISD::SETCC, dl, SplitVT, CastOp0, CastOp1, in LowerVSETCC() 6821 SDValue Reversed = DAG.getNode(ARMISD::VREV64, dl, SplitVT, Cmp); in LowerVSETCC() 6822 SDValue Merged = DAG.getNode(ISD::AND, dl, SplitVT, Cmp, Reversed); in LowerVSETCC()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 8127 EVT SplitVT = in LowerTRUNCATEVector() local 8129 unsigned SplitNumElts = SplitVT.getVectorNumElements(); in LowerTRUNCATEVector() 8130 Op1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, N1, in LowerTRUNCATEVector() 8132 Op2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, N1, in LowerTRUNCATEVector()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 14553 MVT SplitVT = MVT::getVectorVT(ScalarVT, SplitNumElements); in splitAndLowerShuffle() local 14560 return std::make_pair(DAG.getBitcast(SplitVT, LoV), in splitAndLowerShuffle() 14561 DAG.getBitcast(SplitVT, HiV)); in splitAndLowerShuffle() 14624 return DAG.getUNDEF(SplitVT); in splitAndLowerShuffle() 14626 return DAG.getVectorShuffle(SplitVT, DL, LoV1, HiV1, V1BlendMask); in splitAndLowerShuffle() 14628 return DAG.getVectorShuffle(SplitVT, DL, LoV2, HiV2, V2BlendMask); in splitAndLowerShuffle() 14632 V1Blend = DAG.getVectorShuffle(SplitVT, DL, LoV1, HiV1, V1BlendMask); in splitAndLowerShuffle() 14641 V2Blend = DAG.getVectorShuffle(SplitVT, DL, LoV2, HiV2, V2BlendMask); in splitAndLowerShuffle() 14649 return DAG.getVectorShuffle(SplitVT, DL, V1Blend, V2Blend, BlendMask); in splitAndLowerShuffle() 49084 EVT SplitVT = LoX.getValueType(); in combineAndShuffleNot() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 23415 EVT SplitVT = EVT::getVectorVT(*DAG.getContext(), in reduceBuildVecToShuffle() local 23417 if (TLI.isTypeLegal(SplitVT) && in reduceBuildVecToShuffle() 23418 SplitSize + SplitVT.getVectorNumElements() <= in reduceBuildVecToShuffle() 23420 SDValue VecIn2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, Vec, in reduceBuildVecToShuffle() 23422 SDValue VecIn1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, Vec, in reduceBuildVecToShuffle()
|