| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/ |
| H A D | InfoByHwMode.cpp | 120 SpillSize = R->getValueAsInt("SpillSize"); in RegSizeInfo()
125 return std::tie(RegSize, SpillSize, SpillAlignment) < in operator <()
126 std::tie(I.RegSize, I.SpillSize, I.SpillAlignment); in operator <()
131 I.SpillAlignment % SpillAlignment == 0 && SpillSize <= I.SpillSize; in isSubClassOf()
135 OS << "[R=" << RegSize << ",S=" << SpillSize << ",A=" << SpillAlignment in writeToStream()
168 return std::tie(A0.SpillSize, A0.SpillAlignment) > in hasStricterSpillThan()
169 std::tie(B0.SpillSize, B0.SpillAlignment); in hasStricterSpillThan()
|
| H A D | InfoByHwMode.h | 183 unsigned SpillSize; member
190 return std::tie(RegSize, SpillSize, SpillAlignment) ==
191 std::tie(I.RegSize, I.SpillSize, I.SpillAlignment);
|
| H A D | CodeGenRegisters.cpp | 816 RI.RegSize = RI.SpillSize = in CodeGenRegisterClass()
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | RegisterBankEmitter.cpp | 88 else if (RCsWithLargestRegSize[M]->RSI.get(M).SpillSize < in addRegisterClass()
89 RC->RSI.get(M).SpillSize) in addRegisterClass()
275 unsigned Size = RC.RSI.get(M).SpillSize; in emitBaseClassImplementation()
|
| H A D | RegisterInfoEmitter.cpp | 1286 OS << " { " << RI.RegSize << ", " << RI.SpillSize << ", " in runTargetDesc()
1835 OS << ' ' << getModeName(M) << ':' << RC.RSI.get(M).SpillSize; in debugDump()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PrologEpilogInserter.cpp | 312 int64_t SpillSize = 0; in runOnMachineFunction() local
316 SpillSize += MFI.getObjectSize(Idx); in runOnMachineFunction()
320 static_cast<float>(SpillSize) / static_cast<float>(StackSize); in runOnMachineFunction()
323 SpillSize, StackSize, StackSize - SpillSize, SpillPct, in runOnMachineFunction()
|
| H A D | LiveDebugVariables.cpp | 1540 unsigned SpillSize; in rewriteLocations() local
1543 bool Success = TII.getStackSlotRange(TRC, Loc.getSubReg(), SpillSize, in rewriteLocations()
1855 unsigned SpillSize, SpillOffset; in emitDebugValues() local
1865 TII->getStackSlotRange(TRC, SubReg, SpillSize, SpillOffset, *MF); in emitDebugValues()
|
| H A D | TargetInstrInfo.cpp | 542 unsigned SpillSize; in foldPatchpoint() local
548 TII.getStackSlotRange(RC, MO.getSubReg(), SpillSize, SpillOffset, MF); in foldPatchpoint()
552 MIB.addImm(SpillSize); in foldPatchpoint()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 243 unsigned RegSize, SpillSize, SpillAlignment; member
304 return getRegClassInfo(RC).SpillSize / 8; in getSpillSize()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | StatepointLowering.cpp | 113 unsigned SpillSize = ValueType.getStoreSize(); in allocateStackSlot() local
114 assert((SpillSize * 8) == in allocateStackSlot()
132 if (MFI.getObjectSize(FI) == SpillSize) { in allocateStackSlot()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 1731 unsigned SpillSize = TRI->getSpillSize(*RC); in storeRegToStackSlot() local
1742 const MCInstrDesc &OpDesc = get(getSGPRSpillSaveOpcode(SpillSize)); in storeRegToStackSlot()
1746 if (SrcReg.isVirtual() && SpillSize == 4) { in storeRegToStackSlot()
1762 SpillSize, RI, *MFI); in storeRegToStackSlot()
1952 unsigned SpillSize = TRI->getSpillSize(*RC); in loadRegFromStackSlot() local
1969 const MCInstrDesc &OpDesc = get(getSGPRSpillRestoreOpcode(SpillSize)); in loadRegFromStackSlot()
1970 if (DestReg.isVirtual() && SpillSize == 4) { in loadRegFromStackSlot()
1986 SpillSize, RI, *MFI); in loadRegFromStackSlot()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFrameLowering.cpp | 2058 const uint64_t SpillSize = 4; // Condition register is always 4 bytes. in determineCalleeSaves() local
2062 MFI.CreateFixedObject(SpillSize, SpillOffset, in determineCalleeSaves()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 8316 unsigned SpillSize = STI.getRegisterInfo()->getSpillSize(*RC); in getBroadcastOpcode() local
8317 assert((SpillSize == 64 || STI.hasVLX()) && in getBroadcastOpcode()
8322 switch (SpillSize) { \ in getBroadcastOpcode()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | Target.td | 75 int SpillSize = SS; // Spill slot size in bits.
|