Searched refs:ShiftRight (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/RuntimeDyld/ |
| H A D | RuntimeDyldChecker.cpp | 116 ShiftRight enumerator
183 return std::make_pair(BinOpToken::ShiftRight, Expr.substr(2).ltrim()); in parseBinOpToken()
222 case BinOpToken::ShiftRight: in computeBinOpResult()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 1843 SDValue ShiftRight = Op.getOperand(0); in LowerTruncateToBTST() local
1844 return getBitTestCondition(ShiftRight.getOperand(0), ShiftRight.getOperand(1), in LowerTruncateToBTST()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4401 unsigned ShiftRight = NumElems - SubVecNumElems - IdxVal; in insert1BitVector() local
4404 if (ShiftRight != 0) in insert1BitVector()
4406 DAG.getTargetConstant(ShiftRight, dl, MVT::i8)); in insert1BitVector()
4443 unsigned ShiftRight = NumElems - SubVecNumElems - IdxVal; in insert1BitVector() local
4455 DAG.getTargetConstant(ShiftRight, dl, MVT::i8)); in insert1BitVector()
4466 DAG.getTargetConstant(ShiftRight, dl, MVT::i8)); in insert1BitVector()
49964 if (SDValue ShiftRight = combineAndMaskToShift(N, DAG, Subtarget)) in combineAnd() local
49965 return ShiftRight; in combineAnd()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 8672 SDValue ShiftRight = in lowerEXTRACT_VECTOR_ELT()
8674 SDValue Res = DAG.getNode(ISD::AND, DL, XLenVT, ShiftRight, in lowerEXTRACT_VECTOR_ELT()
8670 SDValue ShiftRight = lowerEXTRACT_VECTOR_ELT() local
|
| /freebsd/sys/contrib/dev/acpica/ |
| H A D | changes.txt | 4184 ShiftRight. The actual problem cases seem to be rather unusual in common
4486 Z = X >> Y ShiftRight (X, Y, Z)
4515 X >>= Y ShiftRight (X, Y, X)
12142 Fixed a problem where a ShiftLeft or ShiftRight of more than 64 bits
|