Home
last modified time | relevance | path

Searched refs:ShiftOpcode (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineShifts.cpp96 Instruction::BinaryOps ShiftOpcode = Sh0->getOpcode(); in reassociateShiftAmtsOfTwoSameDirectionShifts() local
147 BinaryOperator *NewShift = BinaryOperator::Create(ShiftOpcode, X, NewShAmt); in reassociateShiftAmtsOfTwoSameDirectionShifts()
153 if (ShiftOpcode == Instruction::BinaryOps::Shl) { in reassociateShiftAmtsOfTwoSameDirectionShifts()
363 Instruction::BinaryOps ShiftOpcode = I.getOpcode(); in foldShiftOfShiftedBinOp() local
367 ShiftOpcode != Instruction::Shl) in foldShiftOfShiftedBinOp()
378 return match(V, m_BinOp(ShiftOpcode, m_Value(X), m_Constant(C0))) && in foldShiftOfShiftedBinOp()
398 Value *NewShift1 = Builder.CreateBinOp(ShiftOpcode, X, ShiftSumC); in foldShiftOfShiftedBinOp()
399 Value *NewShift2 = Builder.CreateBinOp(ShiftOpcode, Y, C1); in foldShiftOfShiftedBinOp()
H A DInstCombineCompares.cpp1670 unsigned ShiftOpcode = Shift->getOpcode(); in foldICmpAndShift() local
1671 bool IsShl = ShiftOpcode == Instruction::Shl; in foldICmpAndShift()
1676 if (ShiftOpcode == Instruction::Shl) { in foldICmpAndShift()
1687 } else if (ShiftOpcode == Instruction::LShr) { in foldICmpAndShift()
1700 assert(ShiftOpcode == Instruction::AShr && "Unknown shift opcode"); in foldICmpAndShift()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp6036 unsigned ShiftOpcode = ISD::DELETED_NODE; in Select() local
6052 ShiftOpcode = GET_ND_IF_ENABLED(X86::SHR64ri); in Select()
6060 ShiftOpcode = GET_ND_IF_ENABLED(X86::SHL64ri); in Select()
6069 ShiftOpcode = GET_ND_IF_ENABLED(X86::SHR64ri); in Select()
6075 ShiftOpcode = GET_ND_IF_ENABLED(X86::SHR64ri); in Select()
6081 ShiftOpcode = GET_ND_IF_ENABLED(X86::SHR64ri); in Select()
6088 if (ShiftOpcode != ISD::DELETED_NODE) { in Select()
6091 CurDAG->getMachineNode(ShiftOpcode, dl, MVT::i64, MVT::i32, in Select()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp1865 unsigned ShiftOpcode = MI.getOpcode(); in matchShiftOfShiftedLogic() local
1866 assert((ShiftOpcode == TargetOpcode::G_SHL || in matchShiftOfShiftedLogic()
1867 ShiftOpcode == TargetOpcode::G_ASHR || in matchShiftOfShiftedLogic()
1868 ShiftOpcode == TargetOpcode::G_LSHR || in matchShiftOfShiftedLogic()
1869 ShiftOpcode == TargetOpcode::G_USHLSAT || in matchShiftOfShiftedLogic()
1870 ShiftOpcode == TargetOpcode::G_SSHLSAT) && in matchShiftOfShiftedLogic()
1894 if (MI->getOpcode() != ShiftOpcode || in matchShiftOfShiftedLogic()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp2373 unsigned ShiftOpcode = Op.getOpcode(); in unrollVectorShift() local
2383 if (ShiftOpcode == ISD::SRA) in unrollVectorShift()
2387 DAG.getNode(ShiftOpcode, DL, MVT::i32, ShiftedValue, MaskedShiftValue)); in unrollVectorShift()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp6870 unsigned ShiftOpcode = ShiftOp.getOpcode(); in foldLogicOfShifts() local
6872 !(ShiftOpcode == ISD::SHL || ShiftOpcode == ISD::SRL || in foldLogicOfShifts()
6873 ShiftOpcode == ISD::SRA)) in foldLogicOfShifts()
6883 if (LogicOp.getOperand(0).getOpcode() == ShiftOpcode && in foldLogicOfShifts()
6887 } else if (LogicOp.getOperand(1).getOpcode() == ShiftOpcode && in foldLogicOfShifts()
6898 SDValue NewShift = DAG.getNode(ShiftOpcode, DL, VT, LogicX, Y); in foldLogicOfShifts()
9631 unsigned ShiftOpcode = Shift->getOpcode(); in combineShiftOfShiftedLogic() local
9638 if (V.getOpcode() != ShiftOpcode || !V.hasOneUse()) in combineShiftOfShiftedLogic()
9683 SDValue NewShift1 = DAG.getNode(ShiftOpcode, DL, VT, X, ShiftSumC); in combineShiftOfShiftedLogic()
9684 SDValue NewShift2 = DAG.getNode(ShiftOpcode, DL, VT, Y, C1); in combineShiftOfShiftedLogic()
[all …]
H A DTargetLowering.cpp2320 unsigned ShiftOpcode = NLZ > NTZ ? ISD::SRL : ISD::SHL; in SimplifyDemandedBits() local
2321 if (!TLO.LegalOperations() || isOperationLegal(ShiftOpcode, VT)) { in SimplifyDemandedBits()
2324 SDValue NewOp = TLO.DAG.getNode(ShiftOpcode, dl, VT, Src, ShAmt); in SimplifyDemandedBits()