Home
last modified time | relevance | path

Searched refs:ShiftMask (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp5648 int ShiftMask = -1; in buildSDivUsingMul() local
5655 ShiftMask = 0; in buildSDivUsingMul()
5668 ShiftMasks.push_back(MIB.buildConstant(ScalarTy, ShiftMask).getReg(0)); in buildSDivUsingMul()
5678 Register MagicFactor, Factor, Shift, ShiftMask; in buildSDivUsingMul() local
5684 ShiftMask = MIB.buildBuildVector(Ty, ShiftMasks).getReg(0); in buildSDivUsingMul()
5691 ShiftMask = ShiftMasks[0]; in buildSDivUsingMul()
5707 T = MIB.buildAnd(Ty, T, ShiftMask); in buildSDivUsingMul()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp4129 const SDValue ShiftMask = in performShlCombine() local
4133 ShiftAmt = DAG.getNode(ISD::AND, SL, TargetType, TruncShiftAmt, ShiftMask); in performShlCombine()
4200 const SDValue ShiftMask = in performSraCombine() local
4204 ShiftAmt = DAG.getNode(ISD::AND, SL, TargetType, truncShiftAmt, ShiftMask); in performSraCombine()
4316 const SDValue ShiftMask = in performSrlCombine() local
4320 ShiftAmt = DAG.getNode(ISD::AND, SL, TargetType, TruncShiftAmt, ShiftMask); in performSrlCombine()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp6543 int ShiftMask = -1; in BuildSDIV() local
6550 ShiftMask = 0; in BuildSDIV()
6562 ShiftMasks.push_back(DAG.getSignedConstant(ShiftMask, dl, SVT)); in BuildSDIV()
6573 SDValue MagicFactor, Factor, Shift, ShiftMask; in BuildSDIV() local
6578 ShiftMask = DAG.getBuildVector(VT, dl, ShiftMasks); in BuildSDIV()
6587 ShiftMask = DAG.getSplatVector(VT, dl, ShiftMasks[0]); in BuildSDIV()
6593 ShiftMask = ShiftMasks[0]; in BuildSDIV()
6659 T = DAG.getNode(ISD::AND, dl, VT, T, ShiftMask); in BuildSDIV()
H A DDAGCombiner.cpp15442 const APInt& ShiftMask = Mask->getConstantOperandAPInt(1); in reduceLoadWidth() local
15443 if (ShiftMask.isMask()) { in reduceLoadWidth()
15445 EVT::getIntegerVT(*DAG.getContext(), ShiftMask.countr_one()); in reduceLoadWidth()
15451 ShiftMask.isShiftedMask(Offset, ActiveBits) && in reduceLoadWidth()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp31796 uint64_t ShiftMask = I->getType()->getPrimitiveSizeInBits() - 1; in FindSingleBitChange() local
31797 if (match(BitV, m_c_And(m_Value(AndOp), m_SpecificInt(ShiftMask)))) in FindSingleBitChange()
39767 SmallVector<int, 16> ShiftMask(NumMaskElts, SM_SentinelZero); in matchBinaryPermuteShuffle() local
39768 std::iota(ShiftMask.begin() + ZeroLo, ShiftMask.end(), 0); in matchBinaryPermuteShuffle()
39769 if (isTargetShuffleEquivalent(MaskVT, Mask, ShiftMask, DAG, V1)) { in matchBinaryPermuteShuffle()
39778 SmallVector<int, 16> ShiftMask(NumMaskElts, SM_SentinelZero); in matchBinaryPermuteShuffle() local
39779 std::iota(ShiftMask.begin(), ShiftMask.begin() + NumMaskElts - ZeroHi, in matchBinaryPermuteShuffle()
39781 if (isTargetShuffleEquivalent(MaskVT, Mask, ShiftMask, DAG, V1)) { in matchBinaryPermuteShuffle()