Home
last modified time | relevance | path

Searched refs:ShTy (Results 1 – 4 of 4) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp3080 EVT ShTy = Amt.getValueType(); in ExpandShiftWithKnownAmountBit() local
3081 unsigned ShBits = ShTy.getScalarSizeInBits(); in ExpandShiftWithKnownAmountBit()
3102 Amt = DAG.getNode(ISD::AND, dl, ShTy, Amt, in ExpandShiftWithKnownAmountBit()
3103 DAG.getConstant(~HighBitMask, dl, ShTy)); in ExpandShiftWithKnownAmountBit()
3117 DAG.getConstant(NVTBits - 1, dl, ShTy)); in ExpandShiftWithKnownAmountBit()
3129 SDValue Amt2 = DAG.getNode(ISD::XOR, dl, ShTy, Amt, in ExpandShiftWithKnownAmountBit()
3130 DAG.getConstant(NVTBits - 1, dl, ShTy)); in ExpandShiftWithKnownAmountBit()
3146 SDValue Sh1 = DAG.getNode(Op2, dl, NVT, InL, DAG.getConstant(1, dl, ShTy)); in ExpandShiftWithKnownAmountBit()
3167 EVT ShTy = Amt.getValueType(); in ExpandShiftWithUnknownAmountBit() local
3177 SDValue NVBitsNode = DAG.getConstant(NVTBits, dl, ShTy); in ExpandShiftWithUnknownAmountBit()
[all …]
H A DSelectionDAG.cpp2408 EVT ShTy = TLI->getShiftAmountTy(LHSTy, getDataLayout()); in getShiftAmountOperand() local
2409 if (OpTy == ShTy || OpTy.isVector()) return Op; in getShiftAmountOperand()
2411 return getZExtOrTrunc(Op, SDLoc(Op), ShTy); in getShiftAmountOperand()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp6587 LLT ShTy = MRI.getType(Z); in lowerFunnelShiftWithInverse() local
6600 auto Zero = MIRBuilder.buildConstant(ShTy, 0); in lowerFunnelShiftWithInverse()
6605 auto One = MIRBuilder.buildConstant(ShTy, 1); in lowerFunnelShiftWithInverse()
6614 Z = MIRBuilder.buildNot(ShTy, Z).getReg(0); in lowerFunnelShiftWithInverse()
6626 LLT ShTy = MRI.getType(Z); in lowerFunnelShiftAsShifts() local
6639 auto BitWidthC = MIRBuilder.buildConstant(ShTy, BW); in lowerFunnelShiftAsShifts()
6640 ShAmt = MIRBuilder.buildURem(ShTy, Z, BitWidthC).getReg(0); in lowerFunnelShiftAsShifts()
6641 InvShAmt = MIRBuilder.buildSub(ShTy, BitWidthC, ShAmt).getReg(0); in lowerFunnelShiftAsShifts()
6647 auto Mask = MIRBuilder.buildConstant(ShTy, BW - 1); in lowerFunnelShiftAsShifts()
6650 ShAmt = MIRBuilder.buildAnd(ShTy, Z, Mask).getReg(0); in lowerFunnelShiftAsShifts()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp3716 CreateShiftedRegister(ARM_AM::ShiftOpc ShTy, unsigned SrcReg, in CreateShiftedRegister() argument
3720 Op->RegShiftedReg.ShiftTy = ShTy; in CreateShiftedRegister()
3730 CreateShiftedImmediate(ARM_AM::ShiftOpc ShTy, unsigned SrcReg, in CreateShiftedImmediate() argument
3734 Op->RegShiftedImm.ShiftTy = ShTy; in CreateShiftedImmediate()