Home
last modified time | relevance | path

Searched refs:SelectSVERegRegAddrMode (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp407 bool SelectSVERegRegAddrMode(SDValue N, SDValue &Base, SDValue &Offset) { in SelectSVERegRegAddrMode() function in __anonfa8e928f0111::AArch64DAGToDAGISel
408 return SelectSVERegRegAddrMode(N, Scale, Base, Offset); in SelectSVERegRegAddrMode()
503 bool SelectSVERegRegAddrMode(SDValue N, unsigned Scale, SDValue &Base,
1808 !IsRegImm && SelectSVERegRegAddrMode(OldBase, Scale, NewBase, NewOffset); in findAddrModeSVELoadStore()
7554 bool AArch64DAGToDAGISel::SelectSVERegRegAddrMode(SDValue N, unsigned Scale, in SelectSVERegRegAddrMode() function in AArch64DAGToDAGISel
H A DSVEInstrFormats.td9719 def am_sve_regreg_lsl0 : ComplexPattern<iPTR, 2, "SelectSVERegRegAddrMode<0>", []>;
9720 def am_sve_regreg_lsl1 : ComplexPattern<iPTR, 2, "SelectSVERegRegAddrMode<1>", []>;
9721 def am_sve_regreg_lsl2 : ComplexPattern<iPTR, 2, "SelectSVERegRegAddrMode<2>", []>;
9722 def am_sve_regreg_lsl3 : ComplexPattern<iPTR, 2, "SelectSVERegRegAddrMode<3>", []>;
9723 def am_sve_regreg_lsl4 : ComplexPattern<iPTR, 2, "SelectSVERegRegAddrMode<4>", []>;