| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | AMDGPU.cpp | 1261 Value *Sel1 = Builder.CreateSelect(FCmpONE, SIToFP, Fabs); in EmitAMDGPUBuiltinExpr() local
1266 ConstantFP::getInfinity(Builder.getFloatTy(), /*Negative=*/true), Sel1); in EmitAMDGPUBuiltinExpr()
1283 Value *Sel1 = Builder.CreateSelect(FCmpONE, SIToFP, Fabs); in EmitAMDGPUBuiltinExpr() local
1289 Sel1); in EmitAMDGPUBuiltinExpr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonLoopIdiomRecognition.cpp | 1659 if (SelectInst *Sel1 = dyn_cast<SelectInst>(Sel->getFalseValue())) { in setupPreSimplifier() local
1660 if (Sel1->getCondition() == C) in setupPreSimplifier()
1661 return B.CreateSelect(C, Sel->getTrueValue(), Sel1->getFalseValue()); in setupPreSimplifier()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 1488 Value *Sel1 = Sel0.getFalseValue(); in canonicalizeClampLike() local
1501 if (!isa<SelectInst>(Sel1)) { in canonicalizeClampLike()
1503 std::swap(X, Sel1); in canonicalizeClampLike()
1537 if (!Sel1->hasOneUse()) in canonicalizeClampLike()
1559 if (!match(Sel1, m_Select(m_Value(Cmp1), m_Value(ReplacementLow), in canonicalizeClampLike()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyLibCalls.cpp | 1372 Value *Sel1 = NullPtr; in optimizeMemChr() local
1381 Sel1 = B.CreateSelect(And, SrcPlus, NullPtr, "memchr.sel1"); in optimizeMemChr()
1388 return B.CreateSelect(And, SrcStr, Sel1, "memchr.sel2"); in optimizeMemChr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8280 SDValue Sel1; in LowerSELECT_CC() local
8290 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV); in LowerSELECT_CC()
8291 if (Sel1.getValueType() == MVT::f32) // Comparison is always 64-bits in LowerSELECT_CC()
8292 Sel1 = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Sel1); in LowerSELECT_CC()
8294 DAG.getNode(ISD::FNEG, dl, MVT::f64, LHS), Sel1, FV); in LowerSELECT_CC()
8326 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV); in LowerSELECT_CC()
8327 if (Sel1.getValueType() == MVT::f32) // Comparison is always 64-bits in LowerSELECT_CC()
8328 Sel1 = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Sel1); in LowerSELECT_CC()
8330 DAG.getNode(ISD::FNEG, dl, MVT::f64, Cmp), Sel1, FV); in LowerSELECT_CC()
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 3040 Value *Sel1 = Builder.CreateAnd(CI->getArgOperand(1), NotSel); in upgradeX86IntrinsicCall() local
3041 Rep = Builder.CreateOr(Sel0, Sel1); in upgradeX86IntrinsicCall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 2236 SDValue Sel1 = DAG.getSelectCC(DL, C6, Zero, Add4, Add3, ISD::SETNE); in LowerUDIVREM64() local
2237 SDValue Div = DAG.getSelectCC(DL, C3, Zero, Sel1, Mulhi3, ISD::SETNE); in LowerUDIVREM64()
|
| H A D | AMDGPULegalizerInfo.cpp | 4712 auto Sel1 = B.buildSelect( in legalizeUnsignedDIV_REM64Impl() local
4715 Sel1, MulHi3); in legalizeUnsignedDIV_REM64Impl()
|