Home
last modified time | relevance | path

Searched refs:SchedClass (Results 1 – 21 of 21) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/MC/
H A DMCSchedule.cpp60 unsigned SchedClass) const { in computeInstrLatency()
61 const MCSchedClassDesc &SCDesc = *getSchedClassDesc(SchedClass); in computeInstrLatency()
81 unsigned SchedClass = 0; in computeInstrLatency() local
83 SchedClass = in computeInstrLatency()
84 STI.resolveVariantSchedClass(SchedClass, &Inst, &MCII, CPUID); in computeInstrLatency()
85 SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency()
88 if (!SchedClass) { in computeInstrLatency()
126 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in getReciprocalThroughput() local
127 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in getReciprocalThroughput()
136 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, &MCII, CPUID); in getReciprocalThroughput()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonDepTimingClasses.h18 inline bool is_TC1(unsigned SchedClass) { in is_TC1() argument
19 switch (SchedClass) { in is_TC1()
67 inline bool is_TC2(unsigned SchedClass) { in is_TC2() argument
68 switch (SchedClass) { in is_TC2()
99 inline bool is_TC2early(unsigned SchedClass) { in is_TC2early() argument
100 switch (SchedClass) { in is_TC2early()
110 inline bool is_TC3x(unsigned SchedClass) { in is_TC3x() argument
111 switch (SchedClass) { in is_TC3x()
143 inline bool is_TC4x(unsigned SchedClass) { in is_TC4x() argument
144 switch (SchedClass) { in is_TC4x()
H A DHexagonInstrInfo.cpp2670 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC1() local
2671 return is_TC1(SchedClass); in isTC1()
2675 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2() local
2676 return is_TC2(SchedClass); in isTC2()
2680 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2Early() local
2681 return is_TC2early(SchedClass); in isTC2Early()
2685 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC4x() local
2686 return is_TC4x(SchedClass); in isTC4x()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetSchedule.cpp120 unsigned SchedClass = MI->getDesc().getSchedClass(); in resolveSchedClass() local
121 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
131 SchedClass = STI->resolveSchedClass(SchedClass, MI, this); in resolveSchedClass()
132 SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
308 unsigned SchedClass = MI->getDesc().getSchedClass(); in computeReciprocalThroughput() local
309 return MCSchedModel::getReciprocalThroughput(SchedClass, in computeReciprocalThroughput()
321 unsigned SchedClass = TII->get(Opcode).getSchedClass(); in computeReciprocalThroughput() local
323 return MCSchedModel::getReciprocalThroughput(SchedClass, in computeReciprocalThroughput()
326 const MCSchedClassDesc &SCDesc = *SchedModel.getSchedClassDesc(SchedClass); in computeReciprocalThroughput()
H A DMachinePipeliner.cpp1384 unsigned SchedClass = Inst->getDesc().getSchedClass(); in minFuncUnits() local
1388 make_range(InstrItins->beginStage(SchedClass), in minFuncUnits()
1389 InstrItins->endStage(SchedClass))) { in minFuncUnits()
1401 STI->getSchedModel().getSchedClassDesc(SchedClass); in minFuncUnits()
1431 unsigned SchedClass = MI.getDesc().getSchedClass(); in calcCriticalResources() local
1434 make_range(InstrItins->beginStage(SchedClass), in calcCriticalResources()
1435 InstrItins->endStage(SchedClass))) { in calcCriticalResources()
1444 STI->getSchedModel().getSchedClassDesc(SchedClass); in calcCriticalResources()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.h122 if (!SU->SchedClass && SchedModel->hasInstrSchedModel()) in getSchedClass()
123 SU->SchedClass = SchedModel->resolveSchedClass(SU->getInstr()); in getSchedClass()
124 return SU->SchedClass; in getSchedClass()
H A DSystemZScheduleZEC12.td106 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ196.td103 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ13.td122 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ17.td123 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ15.td122 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ14.td122 // resources that it needs. These will be combined into a SchedClass.
H A DSystemZScheduleZ16.td123 // resources that it needs. These will be combined into a SchedClass.
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCSchedule.h406 LLVM_ABI static double getReciprocalThroughput(unsigned SchedClass,
465 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in computeInstrLatency() local
466 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency()
H A DMCInstrDesc.h210 unsigned short SchedClass; // enum identifying instr sched class variable
603 unsigned getSchedClass() const { return SchedClass; } in getSchedClass()
H A DMCSubtargetInfo.h223 virtual unsigned resolveVariantSchedClass(unsigned SchedClass, in resolveVariantSchedClass() argument
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DScheduleDAGInstrs.h287 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) in getSchedClass()
288 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr()); in getSchedClass()
289 return SU->SchedClass; in getSchedClass()
H A DTargetSubtargetInfo.h145 virtual unsigned resolveSchedClass(unsigned SchedClass, in resolveSchedClass() argument
H A DScheduleDAG.h257 const MCSchedClassDesc *SchedClass = variable
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.cpp435 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getCVIResources() local
436 int Size = II[SchedClass].LastStage - II[SchedClass].FirstStage; in getCVIResources()
442 unsigned Stage = II[SchedClass].LastStage - 1; in getCVIResources()
454 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getUnits() local
455 return ((II[SchedClass].FirstStage + HexagonStages)->getUnits()); in getUnits()
465 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getOtherReservedSlots() local
471 for (unsigned Stage = II[SchedClass].FirstStage + 1; in getOtherReservedSlots()
472 Stage < II[SchedClass].LastStage; ++Stage) { in getOtherReservedSlots()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp624 for (const auto &[Idx, Intinerary, SchedClass] : in emitItineraries()
632 << SchedClass.Name << "\n"; in emitItineraries()
1412 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx); in emitSchedClassTables() local
1413 unsigned NameOff = StrTab.GetOrAddStringOffset(SchedClass.Name); in emitSchedClassTables()
1414 OS << " {DBGFIELD(/*" << SchedClass.Name << "*/ " << NameOff << ") "; in emitSchedClassTables()
1415 if (SchedClass.Name.size() < 18) in emitSchedClassTables()
1416 OS.indent(18 - SchedClass.Name.size()); in emitSchedClassTables()