Home
last modified time | relevance | path

Searched refs:ScalarVT (Results 1 – 15 of 15) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVVPInstrPatternsVec.td182 ValueType ScalarVT, ValueType DataVT,
187 (any_broadcast ScalarVT:$sx),
195 ScalarVT:$sx,
203 (any_broadcast ScalarVT:$sx), DataVT:$vy,
207 ScalarVT:$sx, $vy, $avl)>;
210 (any_broadcast ScalarVT:$sx), DataVT:$vy,
214 ScalarVT:$sx, $vy, $mask, $avl)>;
218 ValueType ScalarVT, ValueType DataVT,
224 (any_broadcast ScalarVT:$sy),
232 ScalarVT:$sy,
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrMVE.td6999 EVT ScalarVT = Ld->getMemoryVT().getScalarType();
7000 return ScalarVT.isInteger() && Ld->getExtensionType() == ISD::EXTLOAD;
7005 EVT ScalarVT = Ld->getMemoryVT().getScalarType();
7006 return (ScalarVT == MVT::i16 || ScalarVT == MVT::f16) && Ld->getAlign() >= 2;
7019 EVT ScalarVT = Ld->getMemoryVT().getScalarType();
7020 return ScalarVT.isInteger() && Ld->getExtensionType() == ISD::EXTLOAD;
7025 EVT ScalarVT = Ld->getMemoryVT().getScalarType();
7026 return (ScalarVT == MVT::i32 || ScalarVT == MVT::f32) && Ld->getAlign() >= 4;
7036 EVT ScalarVT = St->getMemoryVT().getScalarType();
7037 return (ScalarVT == MVT::i16 || ScalarVT == MVT::f16) && St->getAlign() >= 2;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp820 EVT ScalarVT = VT.getScalarType(); in isFPImmLegal() local
821 return (ScalarVT == MVT::f32 || ScalarVT == MVT::f64 || in isFPImmLegal()
822 (ScalarVT == MVT::f16 && Subtarget->has16BitInsts())); in isFPImmLegal()
827 EVT ScalarVT = VT.getScalarType(); in ShouldShrinkFPConstant() local
828 return (ScalarVT != MVT::f32 && ScalarVT != MVT::f64); in ShouldShrinkFPConstant()
1292 EVT ScalarVT = EVT::getIntegerVT(State.getContext(), in analyzeFormalArgumentsCompute() local
1294 MemVT = EVT::getVectorVT(State.getContext(), ScalarVT, NumElements); in analyzeFormalArgumentsCompute()
3732 MVT ScalarVT = VT.getScalarType(); in LowerSIGN_EXTEND_INREG() local
3746 Args[I] = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, ScalarVT, Args[I], VTOp); in LowerSIGN_EXTEND_INREG()
H A DSIISelLowering.cpp1077 EVT ScalarVT = VT.getScalarType(); in getRegisterTypeForCallingConv() local
1078 unsigned Size = ScalarVT.getSizeInBits(); in getRegisterTypeForCallingConv()
1083 return (ScalarVT == MVT::bf16 ? MVT::i32 : MVT::v2f16); in getRegisterTypeForCallingConv()
1090 return Size == 32 ? ScalarVT.getSimpleVT() : MVT::i32; in getRegisterTypeForCallingConv()
1107 EVT ScalarVT = VT.getScalarType(); in getNumRegistersForCallingConv() local
1108 unsigned Size = ScalarVT.getSizeInBits(); in getNumRegistersForCallingConv()
1130 EVT ScalarVT = VT.getScalarType(); in getVectorTypeBreakdownForCallingConv() local
1131 unsigned Size = ScalarVT.getSizeInBits(); in getVectorTypeBreakdownForCallingConv()
1136 if (ScalarVT == MVT::bf16) { in getVectorTypeBreakdownForCallingConv()
1148 RegisterVT = ScalarVT.getSimpleVT(); in getVectorTypeBreakdownForCallingConv()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp7632 EVT ScalarVT = MemVT.getScalarType(); in visitAND() local
7635 isConstantSplatVectorMaskForType(N1.getNode(), ScalarVT) && in visitAND()
12691 EVT ScalarVT = VecVT.getVectorElementType(); in visitVECTOR_COMPRESS() local
12701 SDValue VecI = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ScalarVT, Vec, in visitVECTOR_COMPRESS()
12710 ? DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ScalarVT, Passthru, in visitVECTOR_COMPRESS()
12712 : DAG.getUNDEF(ScalarVT); in visitVECTOR_COMPRESS()
23454 EVT ScalarVT = N->getValueType(0); in refineExtractVectorEltIntoMultipleNarrowExtractVectorElts() local
23455 if (VecVT.getScalarType() != ScalarVT) in refineExtractVectorEltIntoMultipleNarrowExtractVectorElts()
23459 if (!ScalarVT.isScalarInteger()) in refineExtractVectorEltIntoMultipleNarrowExtractVectorElts()
23584 EVT ScalarVT = N->getValueType(0); in visitEXTRACT_VECTOR_ELT() local
[all …]
H A DTargetLowering.cpp11931 EVT ScalarVT = VecVT.getScalarType(); in expandVECTOR_COMPRESS() local
11966 LastWriteVal = DAG.getConstant(PassthruSplatVal, DL, ScalarVT); in expandVECTOR_COMPRESS()
11971 EVT PopcountVT = ScalarVT.changeTypeToInteger(); in expandVECTOR_COMPRESS()
11981 ScalarVT, DL, Chain, LastElmtPtr, in expandVECTOR_COMPRESS()
11988 SDValue ValI = DAG.getExtractVectorElt(DL, ScalarVT, Vec, I); in expandVECTOR_COMPRESS()
12014 LastWriteVal = DAG.getSelect(DL, ScalarVT, AllLanesSelected, ValI, in expandVECTOR_COMPRESS()
H A DLegalizeDAG.cpp3048 MVT ScalarVT = Node->getSimpleValueType(0); in PromoteReduction() local
3079 assert(ScalarVT.isFloatingPoint() && "Only FP promotion is supported"); in PromoteReduction()
3080 return DAG.getNode(ISD::FP_ROUND, DL, ScalarVT, Res, in PromoteReduction()
H A DSelectionDAG.cpp7168 EVT ScalarVT = ScalarOp.getValueType(); in FoldConstantArithmetic() local
7172 if (ScalarVT.isInteger() && ScalarVT.bitsGT(InSVT)) { in FoldConstantArithmetic()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp786 auto LegalizeNarrowFP = [this](MVT ScalarVT) { in AArch64TargetLowering() argument
829 setOperationAction(Op, ScalarVT, Promote); in AArch64TargetLowering()
832 setOperationAction(Op, ScalarVT, Legal); in AArch64TargetLowering()
839 setOperationAction(Op, ScalarVT, Custom); in AArch64TargetLowering()
842 auto V4Narrow = MVT::getVectorVT(ScalarVT, 4); in AArch64TargetLowering()
866 auto V8Narrow = MVT::getVectorVT(ScalarVT, 8); in AArch64TargetLowering()
4584 EVT ScalarVT = VT.getScalarType(); in LowerVectorFP_TO_INT() local
4586 return DAG.getNode(Op.getOpcode(), DL, {ScalarVT, MVT::Other}, in LowerVectorFP_TO_INT()
4588 return DAG.getNode(Op.getOpcode(), DL, ScalarVT, Extract); in LowerVectorFP_TO_INT()
4917 EVT ScalarVT = VT.getScalarType(); in LowerVectorINT_TO_FP() local
[all …]
H A DAArch64InstrInfo.td4198 multiclass LoadInsertVTPatterns<SDPatternOperator LoadOp, ValueType VT, ValueType ScalarVT,
4205 (ScalarVT (LoadOp (Addr GPR64sp:$Rn, AddrImm:$offset))), (i64 0)),
4209 (ScalarVT (LoadOp (UnscaledAddr GPR64sp:$Rn, simm9:$offset))), (i64 0)),
4213 (ScalarVT (LoadOp (ro.Wpat GPR64sp:$Rn, GPR32:$Rm, ro.Wext:$extend))), (i64 0)),
4217 (ScalarVT (LoadOp (ro.Xpat GPR64sp:$Rn, GPR64:$Rm, ro.Xext:$extend))), (i64 0)),
4222 (ScalarVT (LoadOp (Addr GPR64sp:$Rn, AddrImm:$offset))))),
4225 (ScalarVT (LoadOp (UnscaledAddr GPR64sp:$Rn, simm9:$offset))))),
4228 (ScalarVT (LoadOp (ro.Wpat GPR64sp:$Rn, GPR32:$Rm, ro.Wext:$extend))))),
4231 (ScalarVT (LoadOp (ro.Xpat GPR64sp:$Rn, GPR64:$Rm, ro.Xext:$extend))))),
4236 … ValueType ScalarVT, Instruction LoadInst, Instruction UnscaledLoadInst,
[all …]
H A DAArch64ISelDAGToDAG.cpp7393 EVT ScalarVT = in getPackedVectorTypeFromPredicateType() local
7395 EVT MemVT = EVT::getVectorVT(Ctx, ScalarVT, EC * NumVec); in getPackedVectorTypeFromPredicateType()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp475 EVT ScalarVT = VecVT.getScalarType(); in shouldScalarizeBinop() local
476 return isOperationLegalOrCustomOrPromote(Opc, ScalarVT); in shouldScalarizeBinop()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp3188 MVT ScalarVT = MVT::INVALID_SIMPLE_VALUE_TYPE; in getTgtMemIntrinsic() local
3190 ScalarVT = MVT::i8; in getTgtMemIntrinsic()
3192 ScalarVT = MVT::i16; in getTgtMemIntrinsic()
3194 ScalarVT = MVT::i32; in getTgtMemIntrinsic()
3196 Info.memVT = MVT::getVectorVT(ScalarVT, VT.getVectorNumElements()); in getTgtMemIntrinsic()
3400 EVT ScalarVT = VecVT.getScalarType(); in shouldScalarizeBinop() local
3401 return isOperationLegalOrCustomOrPromote(Opc, ScalarVT); in shouldScalarizeBinop()
15110 MVT ScalarVT = VT.getVectorElementType(); in splitAndLowerShuffle() local
15111 MVT SplitVT = MVT::getVectorVT(ScalarVT, SplitNumElements); in splitAndLowerShuffle()
33230 MVT ScalarVT = VT.getScalarType(); in LowerMLOAD() local
[all …]
H A DX86InstrSSE.td2913 ValueType ScalarVT, X86MemOperand x86memop,
2948 (ScalarVT (IMPLICIT_DEF)), RC:$src)>;
2951 def : Pat<(ScalarVT (OpNode (load addr:$src))),
2952 (!cast<Instruction>(NAME#m) (ScalarVT (IMPLICIT_DEF)),
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2265 EVT ScalarVT = VecVT.getScalarType(); in shouldScalarizeBinop() local
2266 return isOperationLegalOrCustomOrPromote(Opc, ScalarVT) || in shouldScalarizeBinop()
2267 isOperationCustom(Opc, ScalarVT); in shouldScalarizeBinop()
5656 MVT ScalarVT = VT.getVectorElementType(); in tryWidenMaskForShuffle() local
5657 unsigned ElementSize = ScalarVT.getFixedSizeInBits(); in tryWidenMaskForShuffle()
14985 EVT ScalarVT = ScalarV.getValueType(); in combineBinOpToReduce() local
15019 if (ScalarVT != ScalarV.getValueType()) in combineBinOpToReduce()
15021 DAG.getInsertSubvector(DL, DAG.getUNDEF(ScalarVT), NewScalarV, 0); in combineBinOpToReduce()