Home
last modified time | relevance | path

Searched refs:SMRD (Results 1 – 25 of 25) sorted by relevance

/freebsd/contrib/sendmail/libsm/
H A Dwsetup.c53 if (fp->f_flags & SMRD)
60 fp->f_flags &= ~(SMRD|SMFEOF);
H A Dstrio.c100 if (!(s->strio_flags & SMRD) && !(s->strio_flags & SMRW))
246 s->strio_flags = SMRD;
333 flags = SMRD;
374 case SMRD:
H A Dstdio.c237 flags |= SMRD;
276 case SMRD:
498 ioflags = SMRD;
H A Dungetc.c117 if ((fp->f_flags & SMRD) == 0)
134 fp->f_flags |= SMRD;
H A Drefill.c176 if ((fp->f_flags & SMRD) == 0)
194 fp->f_flags |= SMRD;
H A Dflags.c42 ret = SMRD;
H A Dfpos.c125 if (fp->f_flags & SMRD)
H A Dsscanf.c83 fake.f_flags = SMRD;
H A Dfindfp.c90 smio(SMRD|SMLBF, SMIOIN_FILENO, "smioin"), /* smioin */
93 smstd(SMRD|SMNBF, SMIOIN_FILENO, "smiostdin"), /* smiostdin */
H A Dsmstdio.c355 ioflags = SMRD;
H A Dfseek.c158 if (fp->f_flags & SMRD)
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNHazardRecognizer.h82 int checkSMRDHazards(MachineInstr *SMRD);
H A DSMInstructions.td36 let SMRD = 1;
66 let SMRD = ps.SMRD;
317 // SMRD instructions, because the SReg_32_XM0 register class does not include M0
318 // and writing to M0 from an SMRD instruction will hang the GPU.
321 // does sdst for SMRD on SI/CI?
336 // FIXME: exec_lo/exec_hi appear to be allowed for SMRD loads on
1038 // Global and constant loads can be selected to either MUBUF or SMRD
1039 // instructions, but SMRD instructions are faster so we want the instruction
H A DSIPostRABundler.cpp66 SIInstrFlags::SMRD | SIInstrFlags::DS |
H A DSIInstrFormats.td41 field bit SMRD = 0;
185 let TSFlags{19} = SMRD;
H A DAMDGPUInsertDelayAlu.cpp53 if (MIFlags & SIInstrFlags::SMRD) in instructionWaitsForSGPRWrites()
H A DSIInstrInfo.h564 return MI.getDesc().TSFlags & SIInstrFlags::SMRD; in isSMRD()
568 return get(Opcode).TSFlags & SIInstrFlags::SMRD; in isSMRD()
887 return MI.getDesc().TSFlags & (SIInstrFlags::SALU | SIInstrFlags::SMRD); in isScalarUnit()
H A DSIDefines.h83 SMRD = 1 << 19, enumerator
H A DGCNHazardRecognizer.cpp652 int GCNHazardRecognizer::checkSMRDHazards(MachineInstr *SMRD) { in checkSMRDHazards() argument
655 WaitStatesNeeded = checkSoftClauseHazards(SMRD); in checkSMRDHazards()
671 bool IsBufferSMRD = TII.isBufferSMRD(*SMRD); in checkSMRDHazards()
673 for (const MachineOperand &Use : SMRD->uses()) { in checkSMRDHazards()
H A DSIRegisterInfo.td744 // Subset of SReg_32 without M0 for SMRD instructions and alike.
/freebsd/contrib/sendmail/include/sm/
H A Dio.h221 #define SMRD 0x000010 /* OK to read */ macro
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCA/
H A DAMDGPUCustomBehaviour.cpp286 } else if (MCID.TSFlags & SIInstrFlags::SMRD) { in generateWaitCntInfo()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUInstPrinter.cpp168 !(MII.get(MI->getOpcode()).TSFlags & SIInstrFlags::SMRD)) ? " sc0" in printCPol()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp4718 if ((TSFlags & SIInstrFlags::SMRD)) in validateOffset()
4791 if ((TSFlags & SIInstrFlags::SMRD) == 0) in validateSMEMOffset()
5287 if (TSFlags & SIInstrFlags::SMRD) { in validateCoherencyBits()
5360 if ((TID.TSFlags & SIInstrFlags::SMRD) && in validateTHAndScopeBits()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/
H A DAMDGPUDisassembler.cpp802 (SIInstrFlags::MUBUF | SIInstrFlags::FLAT | SIInstrFlags::SMRD)) { in getInstruction()