Home
last modified time | relevance | path

Searched refs:SDHCI_INT_STATUS (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/dev/sdhci/
H A Dfsl_sdhci.c298 val32 = RD4(sc, SDHCI_INT_STATUS); in fsl_sdhci_read_2()
360 if (off == SDHCI_INT_STATUS) { in fsl_sdhci_read_4()
504 if (off == SDHCI_INT_STATUS) { in fsl_sdhci_write_4()
730 intmask = RD4(sc, SDHCI_INT_STATUS) & SDHCI_INT_RESPONSE; in fsl_sdhci_intr()
733 intmask = RD4(sc, SDHCI_INT_STATUS) & SDHCI_INT_DATA_END; in fsl_sdhci_intr()
742 WR4(sc, SDHCI_INT_STATUS, intmask); in fsl_sdhci_intr()
743 bus_barrier(sc->mem_res, SDHCI_INT_STATUS, 4, in fsl_sdhci_intr()
H A Dsdhci.c243 RD1(slot, SDHCI_TIMEOUT_CONTROL), RD4(slot, SDHCI_INT_STATUS)); in sdhci_dumpregs_buf()
2365 intmask = RD4(slot, SDHCI_INT_STATUS);
2375 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_TUNEERR);
2395 WR4(slot, SDHCI_INT_STATUS, intmask &
2401 WR4(slot, SDHCI_INT_STATUS, intmask & SDHCI_INT_CMD_MASK);
2406 WR4(slot, SDHCI_INT_STATUS, intmask & SDHCI_INT_DATA_MASK);
2415 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_ACMD12ERR);
2420 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_BUS_POWER);
2428 WR4(slot, SDHCI_INT_STATUS, intmask);
H A Dsdhci.h205 #define SDHCI_INT_STATUS 0x30 macro
H A Dsdhci_fsl_fdt.c424 val32 = RD4(sc, SDHCI_INT_STATUS); in sdhci_fsl_fdt_read_2()
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2835_sdhci.c694 reg = bcm_sdhci_read_4(slot->bus, slot, SDHCI_INT_STATUS) & in bcm_sdhci_dma_intr()
699 bcm_sdhci_write_4(slot->bus, slot, SDHCI_INT_STATUS, in bcm_sdhci_dma_intr()
711 bcm_sdhci_write_4(slot->bus, slot, SDHCI_INT_STATUS, in bcm_sdhci_dma_intr()
H A Dbcm2835_sdhost.c964 case SDHCI_INT_STATUS: in bcm_sdhost_read_4()
1165 case SDHCI_INT_STATUS: in bcm_sdhost_write_4()
/freebsd/sys/arm/nvidia/
H A Dtegra_sdhci.c213 RD4(sc, SDHCI_INT_STATUS); in tegra_sdhci_intr()