Home
last modified time | relevance | path

Searched refs:SCLK_GMAC1_RGMII_SPEED (Results 1 – 21 of 21) sorted by relevance

/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3566-radxa-zero-3e.dts19 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3568-fastrhino-r68s.dts47 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
H A Drk3566-radxa-cm3-io.dts96 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
H A Drk3566-roc-pc.dts175 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
176 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
H A Drk3566-soquartz.dtsi125 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
126 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
H A Drk3566-quartz64-b.dts176 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
177 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
H A Drk3566-quartz64-a.dts268 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
269 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
H A Drk3568-mecsbc.dts136 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3566-box-demo.dts242 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
H A Drk3566-lubancat-1.dts427 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3566-odroid-m1s.dts179 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3568-roc-pc.dts200 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
H A Drk3568-evb1-v10.dts205 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
H A Drk3568-lubancat-2.dts487 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3566-rock-3c.dts191 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
H A Drk3566-orangepi-3b.dtsi157 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3568-rock-3b.dts202 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3568-bpi-r2-pro.dts234 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
H A Drk3568-rock-3a.dts260 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Drk3568-cru.h455 #define SCLK_GMAC1_RGMII_SPEED 391 macro
/freebsd/sys/dev/clk/rockchip/
H A Drk3568_cru.c535 MUX(SCLK_GMAC1_RGMII_SPEED, "clk_gmac1_rgmii_speed",