| /freebsd/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCSchedule.cpp | 44 const MCSchedClassDesc &SCDesc) { in computeInstrLatency() argument
46 for (unsigned DefIdx = 0, DefEnd = SCDesc.NumWriteLatencyEntries; in computeInstrLatency()
50 STI.getWriteLatencyEntry(&SCDesc, DefIdx); in computeInstrLatency()
61 const MCSchedClassDesc &SCDesc = *getSchedClassDesc(SchedClass); in computeInstrLatency() local
62 if (!SCDesc.isValid()) in computeInstrLatency()
64 if (!SCDesc.isVariant()) in computeInstrLatency()
65 return MCSchedModel::computeInstrLatency(STI, SCDesc); in computeInstrLatency()
76 [&](const MCSchedClassDesc *SCDesc) -> const MCSchedClassDesc * { in computeInstrLatency() argument
77 if (!SCDesc->isValid()) in computeInstrLatency()
82 while (SCDesc->isVariant()) { in computeInstrLatency()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetSchedule.cpp | 121 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass() local
122 if (!SCDesc->isValid()) in resolveSchedClass()
123 return SCDesc; in resolveSchedClass()
128 while (SCDesc->isVariant()) { in resolveSchedClass()
132 SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
134 return SCDesc; in resolveSchedClass()
198 const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI); in computeOperandLatency() local
200 if (DefIdx < SCDesc->NumWriteLatencyEntries) { in computeOperandLatency()
203 STI->getWriteLatencyEntry(SCDesc, DefIdx); in computeOperandLatency()
222 if (SCDesc->isValid() && !DefMI->getOperand(DefOperIdx).isImplicit() && in computeOperandLatency()
[all …]
|
| H A D | MachinePipeliner.cpp | 1400 const MCSchedClassDesc *SCDesc = in minFuncUnits() local
1402 if (!SCDesc->isValid()) in minFuncUnits()
1408 make_range(STI->getWriteProcResBegin(SCDesc), in minFuncUnits()
1409 STI->getWriteProcResEnd(SCDesc))) { in minFuncUnits()
1443 const MCSchedClassDesc *SCDesc = in calcCriticalResources() local
1445 if (!SCDesc->isValid()) in calcCriticalResources()
1451 make_range(STI->getWriteProcResBegin(SCDesc), in calcCriticalResources()
1452 STI->getWriteProcResEnd(SCDesc))) { in calcCriticalResources()
3922 const MCSchedClassDesc *SCDesc = DAG->getSchedClass(&SU); in canReserveResources() local
3923 if (!SCDesc->isValid()) { in canReserveResources()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCSchedule.h | 383 const MCSchedClassDesc &SCDesc);
399 [](const MCSchedClassDesc *SCDesc) { return SCDesc; }) const;
404 const MCSchedClassDesc &SCDesc);
421 const MCSchedClassDesc &SCDesc);
466 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency() local
467 SCDesc = ResolveVariantSchedClass(SCDesc); in computeInstrLatency()
469 if (!SCDesc || !SCDesc->isValid()) in computeInstrLatency()
472 return MCSchedModel::computeInstrLatency(STI, *SCDesc); in computeInstrLatency()
|
| /freebsd/contrib/llvm-project/llvm/tools/llvm-mca/Views/ |
| H A D | InstructionInfoView.cpp | 211 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in collectData() local
212 IIVDEntry.NumMicroOpcodes = SCDesc.NumMicroOps; in collectData()
213 IIVDEntry.Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); in collectData()
216 STI.getReadAdvanceEntries(SCDesc)); in collectData()
217 IIVDEntry.RThroughput = MCSchedModel::getReciprocalThroughput(STI, SCDesc); in collectData()
225 IIVDEntry.Latency - MCSchedModel::getBypassDelayCycles(STI, SCDesc); in collectData()
228 const MCWriteProcResEntry *Index = STI.getWriteProcResBegin(&SCDesc); in collectData()
229 const MCWriteProcResEntry *Last = STI.getWriteProcResEnd(&SCDesc); in collectData()
|
| /freebsd/contrib/llvm-project/llvm/lib/MCA/ |
| H A D | InstrBuilder.cpp | 44 const MCSchedClassDesc &SCDesc, in initializeUsedResources() argument
70 for (unsigned I = 0, E = SCDesc.NumWriteProcResEntries; I < E; ++I) { in initializeUsedResources()
71 const MCWriteProcResEntry *PRE = STI.getWriteProcResBegin(&SCDesc) + I; in initializeUsedResources()
223 static void computeMaxLatency(InstrDesc &ID, const MCSchedClassDesc &SCDesc, in computeMaxLatency() argument
233 int Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); in computeMaxLatency()
272 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in populateWrites() local
319 unsigned NumWriteLatencyEntries = SCDesc.NumWriteLatencyEntries; in populateWrites()
350 *STI.getWriteLatencyEntry(&SCDesc, CurrentDef); in populateWrites()
378 *STI.getWriteLatencyEntry(&SCDesc, Index); in populateWrites()
587 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in createInstrDescImpl() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | SubtargetEmitter.cpp | 1035 MCSchedClassDesc &SCDesc = SCTab.emplace_back(); in genSchedClassTables() local
1037 SCDesc.NumMicroOps = 0; in genSchedClassTables()
1038 SCDesc.BeginGroup = false; in genSchedClassTables()
1039 SCDesc.EndGroup = false; in genSchedClassTables()
1040 SCDesc.RetireOOO = false; in genSchedClassTables()
1041 SCDesc.WriteProcResIdx = 0; in genSchedClassTables()
1042 SCDesc.WriteLatencyIdx = 0; in genSchedClassTables()
1043 SCDesc.ReadAdvanceIdx = 0; in genSchedClassTables()
1054 SCDesc.NumMicroOps = MCSchedClassDesc::VariantNumMicroOps; in genSchedClassTables()
1100 SCDesc.NumMicroOps = MCSchedClassDesc::InvalidNumMicroOps; in genSchedClassTables()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetSchedule.h | 47 unsigned computeInstrLatency(const MCSchedClassDesc &SCDesc) const;
|
| H A D | MachinePipeliner.h | 669 void reserveResources(const MCSchedClassDesc *SCDesc, int Cycle);
671 void unreserveResources(const MCSchedClassDesc *SCDesc, int Cycle);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SIMDInstrOpt.cpp | 228 const MCSchedClassDesc *SCDesc = in shouldReplaceInst() local
234 if (!SCDesc->isValid() || SCDesc->isVariant()) in shouldReplaceInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMLatencyMutations.cpp | 725 unsigned M85Overrides::computeBypassStage(const MCSchedClassDesc *SCDesc) { in computeBypassStage() argument
728 if (DefIdx < SCDesc->NumWriteLatencyEntries) { in computeBypassStage()
731 SM->getSubtargetInfo()->getWriteLatencyEntry(SCDesc, DefIdx); in computeBypassStage()
|