Home
last modified time | relevance | path

Searched refs:SA1 (Results 1 – 11 of 11) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.h111 return (Hexagon::SA0 == R || Hexagon::LC0 == R || Hexagon::SA1 == R || in isLoopRegister()
H A DHexagonMCChecker.cpp50 Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0? in init()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonPseudo.td98 Defs = [PC, LC1], Uses = [SA1, LC1] in {
105 Defs = [PC, LC0, LC1], Uses = [SA0, SA1, LC0, LC1] in {
156 let Defs = [SA1, LC1], isCodeGenOnly = 1, isExtended = 1, opExtendable = 0 in {
H A DHexagonRegisterInfo.cpp164 Reserved.set(Hexagon::SA1); // C2 in getReservedRegs()
H A DHexagonRegisterInfo.td175 def SA1: Rc<2, "sa1", ["c2"]>, DwarfRegNum<[69]>;
207 def C3_2 : Rcc<2, "c3:2", [SA1, LC1], ["lc1:sa1"]>, DwarfRegNum<[69]>;
560 (add LC0, SA0, LC1, SA1, P3_0, C5, C8, PC, UGP, GP, CS0, CS1,
H A DHexagonHardwareLoops.cpp1007 static const Register Regs01[] = { LC0, SA0, LC1, SA1 }; in isInvalidLoopOperation()
1008 static const Register Regs1[] = { LC1, SA1 }; in isInvalidLoopOperation()
H A DHexagonISelLowering.cpp329 .Case("sa1", Hexagon::SA1) in getRegisterByName()
H A DHexagonDepInstrInfo.td5033 let Uses = [LC0, LC1, SA0, SA1];
5042 let Uses = [LC1, SA1];
5681 let Defs = [LC1, SA1];
5699 let Defs = [LC1, SA1];
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineSelect.cpp2449 Value *SV0, *SV1, *SA0, *SA1; in foldSelectFunnelShift() local
2453 m_ZExtOrSelf(m_Value(SA1))))) || in foldSelectFunnelShift()
2461 std::swap(SA0, SA1); in foldSelectFunnelShift()
2469 if (match(SA1, m_OneUse(m_Sub(m_SpecificInt(Width), m_Specific(SA0))))) in foldSelectFunnelShift()
2471 else if (match(SA0, m_OneUse(m_Sub(m_SpecificInt(Width), m_Specific(SA1))))) in foldSelectFunnelShift()
2472 ShAmt = SA1; in foldSelectFunnelShift()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/Disassembler/
H A DHexagonDisassembler.cpp675 /* 0 */ SA0, LC0, SA1, LC1, in DecodeCtrRegsRegisterClass()
/freebsd/contrib/tzdata/
H A Dsouthamerica1584 # https://books.google.com/books?id=5-5CAQAAMAAJ&pg=SA1-PA547