Searched refs:RoundVT (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 571 EVT RoundVT = EVT::getIntegerVT(*DAG.getContext(), RoundWidth); in LegalizeStoreOps() local
580 RoundVT, ST->getBaseAlign(), MMOFlags, AAInfo); in LegalizeStoreOps()
601 Hi = DAG.getTruncStore(Chain, dl, Hi, Ptr, ST->getPointerInfo(), RoundVT, in LegalizeStoreOps()
790 EVT RoundVT = EVT::getIntegerVT(*DAG.getContext(), RoundWidth); in LegalizeLoadOps() local
800 LD->getPointerInfo(), RoundVT, LD->getBaseAlign(), in LegalizeLoadOps()
829 LD->getPointerInfo(), RoundVT, LD->getBaseAlign(), in LegalizeLoadOps()
|
| H A D | SelectionDAGBuilder.cpp | 192 EVT RoundVT = RoundBits == ValueBits ? in getCopyFromParts() local
211 Val = DAG.getNode(ISD::BUILD_PAIR, DL, RoundVT, Lo, Hi); in getCopyFromParts()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 29516 EVT RoundVT = ContainerSrcVT.changeVectorElementType( in LowerFixedLengthFPRoundToSVE() local
29518 SDValue Pg = getPredicateForVector(DAG, DL, RoundVT); in LowerFixedLengthFPRoundToSVE()
29521 Val = DAG.getNode(AArch64ISD::FP_ROUND_MERGE_PASSTHRU, DL, RoundVT, Pg, Val, in LowerFixedLengthFPRoundToSVE()
29522 Op.getOperand(1), DAG.getUNDEF(RoundVT)); in LowerFixedLengthFPRoundToSVE()
|