| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ValueTypes.cpp | 48 EVT ResultVT; in getExtendedVectorVT() local 49 ResultVT.LLVMTy = in getExtendedVectorVT() 51 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT() 52 return ResultVT; in getExtendedVectorVT() 56 EVT ResultVT; in getExtendedVectorVT() local 57 ResultVT.LLVMTy = VectorType::get(VT.getTypeForEVT(Context), EC); in getExtendedVectorVT() 58 assert(ResultVT.isExtended() && "Type is not extended!"); in getExtendedVectorVT() 59 return ResultVT; in getExtendedVectorVT()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VECustomDAG.cpp | 422 SDValue VECustomDAG::getMaskBroadcast(EVT ResultVT, SDValue Scalar, in getMaskBroadcast() argument 426 return getConstantMask(getTypePacking(ResultVT), in getMaskBroadcast() 435 unsigned ElemCount = ResultVT.getVectorNumElements(); in getMaskBroadcast() 451 SDValue VECustomDAG::getBroadcast(EVT ResultVT, SDValue Scalar, in getBroadcast() argument 453 assert(ResultVT.isVector()); in getBroadcast() 456 if (isMaskType(ResultVT)) in getBroadcast() 457 return getMaskBroadcast(ResultVT, Scalar, AVL); in getBroadcast() 459 if (isPackedVectorType(ResultVT)) { in getBroadcast() 471 return getNode(VEISD::VEC_BROADCAST, ResultVT, {Scalar, AVL}); in getBroadcast()
|
| H A D | VECustomDAG.h | 202 SDValue getMaskBroadcast(EVT ResultVT, SDValue Scalar, SDValue AVL) const; 203 SDValue getBroadcast(EVT ResultVT, SDValue Scalar, SDValue AVL) const;
|
| H A D | VEISelLowering.cpp | 1818 MVT ResultVT = Op.getSimpleValueType(); in lowerBUILD_VECTOR() local 1826 return CDAG.getNode(ISD::INSERT_VECTOR_ELT, ResultVT, {AccuV, ElemV, IdxV}); in lowerBUILD_VECTOR() 1831 unsigned NumEls = ResultVT.getVectorNumElements(); in lowerBUILD_VECTOR() 1833 return CDAG.getBroadcast(ResultVT, ScalarV, AVL); in lowerBUILD_VECTOR()
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | DAGISelMatcherGen.cpp | 690 MVT::SimpleValueType ResultVT = N.getSimpleType(0); in EmitResultLeafAsOperand() local 694 AddMatcher(new EmitNodeMatcher(II, ResultVT, {}, false, false, false, in EmitResultLeafAsOperand() 976 for (MVT::SimpleValueType ResultVT : ResultVTs) { in EmitResultInstructionAsOperand() local 977 if (ResultVT == MVT::Other || ResultVT == MVT::Glue) in EmitResultInstructionAsOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 8876 SDValue TargetLowering::expandIS_FPCLASS(EVT ResultVT, SDValue Op, in expandIS_FPCLASS() argument 8886 return DAG.getBoolConstant(false, DL, ResultVT, OperandVT); in expandIS_FPCLASS() 8888 return DAG.getBoolConstant(true, DL, ResultVT, OperandVT); in expandIS_FPCLASS() 8938 return DAG.getSetCC(DL, ResultVT, Op, in expandIS_FPCLASS() 8946 return DAG.getSetCC(DL, ResultVT, Op, Op, in expandIS_FPCLASS() 8962 return DAG.getSetCC(DL, ResultVT, Abs, Inf, in expandIS_FPCLASS() 8978 return DAG.getSetCC(DL, ResultVT, Op, Inf, in expandIS_FPCLASS() 8998 return DAG.getSetCC(DL, ResultVT, Abs, SmallestNormal, in expandIS_FPCLASS() 9020 SDValue IsFinite = DAG.getSetCC(DL, ResultVT, Abs, Inf, IsFiniteOp); in expandIS_FPCLASS() 9022 DAG.getSetCC(DL, ResultVT, Abs, SmallestNormal, IsNormalOp); in expandIS_FPCLASS() [all …]
|
| H A D | LegalizeTypes.cpp | 249 EVT ResultVT = N->getValueType(i); in run() local 250 LLVM_DEBUG(dbgs() << "Analyzing result type: " << ResultVT << "\n"); in run() 251 switch (getTypeAction(ResultVT)) { in run()
|
| H A D | SelectionDAGBuilder.cpp | 7558 EVT ResultVT = Op1.getValueType(); in visitIntrinsicCall() local 7560 if (ResultVT.isVector()) in visitIntrinsicCall() 7562 *Context, OverflowVT, ResultVT.getVectorElementCount()); in visitIntrinsicCall() 7564 SDVTList VTs = DAG.getVTList(ResultVT, OverflowVT); in visitIntrinsicCall() 8166 EVT ResultVT = TLI.getValueType(DAG.getDataLayout(), I.getType()); in visitIntrinsicCall() local 8167 setValue(&I, DAG.getNode(ISD::INSERT_SUBVECTOR, sdl, ResultVT, Vec, SubVec, in visitIntrinsicCall() 8174 EVT ResultVT = TLI.getValueType(DAG.getDataLayout(), I.getType()); in visitIntrinsicCall() local 8183 DAG.getNode(ISD::EXTRACT_SUBVECTOR, sdl, ResultVT, Vec, Index)); in visitIntrinsicCall() 10385 EVT ResultVT = TLI.getValueType(DAG.getDataLayout(), *CurResultType); in visitInlineAsm() local 10397 if (ResultVT != V.getValueType() && in visitInlineAsm() [all …]
|
| H A D | LegalizeVectorTypes.cpp | 711 EVT ResultVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_IS_FPCLASS() local 726 return DAG.getNode(ExtendCode, DL, ResultVT, Res); in ScalarizeVecRes_IS_FPCLASS() 3310 EVT ResultVT = AccLo.getValueType(); in SplitVecRes_PARTIAL_REDUCE_MLA() local 3312 Lo = DAG.getNode(Opcode, DL, ResultVT, AccLo, Input1Lo, Input2Lo); in SplitVecRes_PARTIAL_REDUCE_MLA() 3313 Hi = DAG.getNode(Opcode, DL, ResultVT, AccHi, Input1Hi, Input2Hi); in SplitVecRes_PARTIAL_REDUCE_MLA() 4611 EVT ResultVT = Acc.getValueType(); in SplitVecOp_PARTIAL_REDUCE_MLA() local 4613 SDValue Lo = DAG.getNode(Opcode, DL, ResultVT, Acc, Input1Lo, Input2Lo); in SplitVecOp_PARTIAL_REDUCE_MLA() 4614 return DAG.getNode(Opcode, DL, ResultVT, Lo, Input1Hi, Input2Hi); in SplitVecOp_PARTIAL_REDUCE_MLA() 7036 EVT ResultVT = N->getValueType(0); in WidenVecOp_IS_FPCLASS() local 7042 if (ResultVT.getScalarType() == MVT::i1) in WidenVecOp_IS_FPCLASS() [all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 5467 SDValue expandRoundInexactToOdd(EVT ResultVT, SDValue Op, const SDLoc &DL, 5481 SDValue expandIS_FPCLASS(EVT ResultVT, SDValue Op, FPClassTest Test, 5793 SDValue scalarizeExtractedVectorLoad(EVT ResultVT, const SDLoc &DL,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 7822 EVT ResultVT = Op.getValueType(); in lowerEXTRACT_VECTOR_ELT() local 7912 if (ResultVT == MVT::f16 || ResultVT == MVT::bf16) { in lowerEXTRACT_VECTOR_ELT() 7914 return DAG.getNode(ISD::BITCAST, SL, ResultVT, Result); in lowerEXTRACT_VECTOR_ELT() 7917 return DAG.getAnyExtOrTrunc(Elt, SL, ResultVT); in lowerEXTRACT_VECTOR_ELT() 7934 EVT ResultVT = Op.getValueType(); in lowerVECTOR_SHUFFLE() local 7936 MVT EltVT = ResultVT.getVectorElementType().getSimpleVT(); in lowerVECTOR_SHUFFLE() 7976 for (int I = 0, N = ResultVT.getVectorNumElements(); I != N; I += 2) { in lowerVECTOR_SHUFFLE() 8047 return DAG.getNode(ISD::CONCAT_VECTORS, SL, ResultVT, Pieces); in lowerVECTOR_SHUFFLE() 8053 EVT ResultVT = Op.getValueType(); in lowerSCALAR_TO_VECTOR() local 8060 for (int I = 1, E = ResultVT.getVectorNumElements(); I < E; ++I) in lowerSCALAR_TO_VECTOR() [all …]
|
| H A D | AMDGPUISelLowering.cpp | 3179 auto ResultVT = Op.getValueType(); in lowerCTLZResults() local 3181 if (ResultVT != MVT::i8 && ResultVT != MVT::i16) in lowerCTLZResults() 3185 assert(ResultVT == Arg.getValueType()); in lowerCTLZResults() 3187 const uint64_t NumBits = ResultVT.getFixedSizeInBits(); in lowerCTLZResults() 3201 return DAG.getNode(ISD::TRUNCATE, SL, ResultVT, NewOp); in lowerCTLZResults()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 3111 EVT ResultVT = EVT::getVectorVT(*DAG.getContext(), ElVT, in extractSubVector() local 3124 return DAG.getBuildVector(ResultVT, DL, in extractSubVector() 3128 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, ResultVT, Vec, VecIdx); in extractSubVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 23875 EVT ResultVT = MVT::getIntegerVT(std::max<unsigned>( in vectorToScalarBitmask() local 23877 return DAG.getNode(ISD::VECREDUCE_ADD, DL, ResultVT, RepresentativeBits); in vectorToScalarBitmask() 29738 EVT ResultVT = Op.getValueType(); in LowerPARTIAL_REDUCE_MLA() local 29739 EVT OrigResultVT = ResultVT; in LowerPARTIAL_REDUCE_MLA() 29743 ResultVT.isFixedLengthVector() && in LowerPARTIAL_REDUCE_MLA() 29744 useSVEForFixedLengthVectorVT(ResultVT, /*OverrideNEON=*/true); in LowerPARTIAL_REDUCE_MLA() 29747 ResultVT = getContainerForFixedLengthVector(DAG, ResultVT); in LowerPARTIAL_REDUCE_MLA() 29749 Acc = convertToScalableVector(DAG, ResultVT, Acc); in LowerPARTIAL_REDUCE_MLA() 29752 Op = DAG.getNode(Op.getOpcode(), DL, ResultVT, {Acc, LHS, RHS}); in LowerPARTIAL_REDUCE_MLA() 29757 if (ResultVT.getScalarType() != MVT::i64 || OpVT.getScalarType() != MVT::i8) in LowerPARTIAL_REDUCE_MLA() [all …]
|
| H A D | AArch64FastISel.cpp | 222 Register emitLoad(MVT VT, MVT ResultVT, Address Addr, bool WantZExt = true,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 5202 MVT ResultVT = MVT::getVectorVT(VT.getVectorElementType(), in getWideningSpread() local 5204 return DAG.getBitcast(ResultVT, Result); in getWideningSpread() 5291 MVT ResultVT = in getWideningInterleave() local 5294 if (ResultVT.isFixedLengthVector()) in getWideningInterleave() 5296 convertFromScalableVector(ResultVT, Interleaved, DAG, Subtarget); in getWideningInterleave() 9762 MVT ResultVT = ContainerVT.changeVectorElementType(SrcEltVT); in lowerVectorTruncLike() local 9763 Result = DAG.getNode(NewOpc, DL, ResultVT, Result, Mask, VL); in lowerVectorTruncLike() 16277 EVT ResultVT = EVT::getIntegerVT(C, ActiveBits).getRoundIntegerType(C); in narrowIndex() local 16278 if (ResultVT.bitsLT(VT.getVectorElementType())) { in narrowIndex() 16280 VT.changeVectorElementType(ResultVT), N); in narrowIndex()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 6955 MVT ResultVT = Op.getSimpleValueType(); in lowerIS_FPCLASS() local 6984 SDValue Intr = DAG.getNode(SystemZISD::TDC, DL, ResultVT, Arg, TDCMaskV); in lowerIS_FPCLASS()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4111 EVT ResultVT = EVT::getVectorVT(*DAG.getContext(), ElVT, ResultNumElts); in extractSubVector() local 4113 assert(ResultVT.getSizeInBits() == vectorWidth && in extractSubVector() 4126 return DAG.getBuildVector(ResultVT, dl, in extractSubVector() 4133 return DAG.getUNDEF(ResultVT); in extractSubVector() 4135 return DAG.getExtractSubvector(dl, ResultVT, Vec, IdxVal); in extractSubVector()
|