Searched refs:ResRC (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VVPInstrPatternsVec.td | 598 RegisterClass ResRC, ValueType ResVT,
606 ResRC)>;
614 ResRC)>;
618 RegisterClass ResRC, ValueType ResVT,
620 defm: Reduce_GenericInt<VectorVT, ResRC, ResVT, "or", "VROR">;
621 defm: Reduce_GenericInt<VectorVT, ResRC, ResVT, "and", "VRAND">;
622 defm: Reduce_GenericInt<VectorVT, ResRC, ResVT, "xor", "VRXOR">;
623 defm: Reduce_GenericInt<VectorVT, ResRC, ResVT, "add", "VSUM"#SumSuffix>;
624 defm: Reduce_GenericInt<VectorVT, ResRC, ResVT, "smax", "VRMAX"#MinMaxSuffix>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 5057 const TargetRegisterClass *ResRC; in selectAtomicCmpXchg() local
5064 ResRC = &AArch64::GPR32RegClass; in selectAtomicCmpXchg()
5068 ResRC = &AArch64::GPR64RegClass; in selectAtomicCmpXchg()
5086 const Register ResultReg1 = createResultReg(ResRC); in selectAtomicCmpXchg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 1275 const TargetRegisterClass *ResRC = in foldOperand() local
1277 if (!DestRC->hasSuperClassEq(ResRC)) in foldOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 20449 const TargetRegisterClass *ResRC = in canMergeExpensiveCrossRegisterBankCopy() local
20454 if (ArgRC == ResRC || !TLI.isOperationLegal(ISD::LOAD, ResVT)) in canMergeExpensiveCrossRegisterBankCopy()
20462 if (!TRI || TRI->getCommonSubClass(ArgRC, ResRC)) in canMergeExpensiveCrossRegisterBankCopy()
|