Home
last modified time | relevance | path

Searched refs:RegPressure (Results 1 – 16 of 16) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DResourcePriorityQueue.cpp56 RegPressure.resize(NumRC); in ResourcePriorityQueue()
58 llvm::fill(RegPressure, 0); in ResourcePriorityQueue()
364 if ((RegPressure[RC->getID()] + in regPressureDelta()
366 (RegPressure[RC->getID()] + in regPressureDelta()
479 RegPressure[RC->getID()] += numberRCValSuccInSU(SU, RC->getID()); in scheduledNode()
490 if (RegPressure[RC->getID()] > in scheduledNode()
492 RegPressure[RC->getID()] -= numberRCValPredInSU(SU, RC->getID()); in scheduledNode()
493 else RegPressure[RC->getID()] = 0; in scheduledNode()
H A DScheduleDAGRRList.cpp1752 std::vector<unsigned> RegPressure; member in __anona90f206e0311::RegReductionPQBase
1771 RegPressure.resize(NumRC); in RegReductionPQBase()
1773 llvm::fill(RegPressure, 0); in RegReductionPQBase()
1796 llvm::fill(RegPressure, 0); in releaseState()
2085 unsigned RP = RegPressure[Id]; in dumpRegPressure()
2111 if ((RegPressure[RCId] + Cost) >= RegLimit[RCId]) in HighRegPressure()
2130 if (RegPressure[RCId] >= RegLimit[RCId]) in MayReduceRegPressure()
2161 if (RegPressure[RCId] >= RegLimit[RCId]) in RegPressureDiff()
2176 if (RegPressure[RCId] >= RegLimit[RCId]) in RegPressureDiff()
2222 RegPressure[RCId] += Cost; in scheduledNode()
[all …]
H A DSelectionDAGISel.cpp296 if (TLI->getSchedulingPreference() == Sched::RegPressure) in createDefaultScheduler()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineLICM.cpp161 SmallVector<unsigned, 8> RegPressure; member in __anona9a475ae0111::MachineLICMImpl
199 RegPressure.clear(); in releaseMemory()
402 RegPressure.resize(NumRPS); in run()
403 llvm::fill(RegPressure, 0); in run()
796 BackTrace.push_back(RegPressure); in EnterScope()
934 llvm::fill(RegPressure, 0); in InitRegPressure()
957 if (static_cast<int>(RegPressure[Class]) < -RPIdAndCost.second) in UpdateRegPressure()
958 RegPressure[Class] = 0; in UpdateRegPressure()
960 RegPressure[Class] += RPIdAndCost.second; in UpdateRegPressure()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h428 IntervalPressure RegPressure; variable
448 RegClassInfo(C->RegClassInfo), RPTracker(RegPressure), in ScheduleDAGMILive()
468 const IntervalPressure &getRegPressure() const { return RegPressure; } in getRegPressure()
H A DTargetLowering.h106 RegPressure, // Scheduling for lowest register pressure. enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp72 setSchedulingPreference(Sched::RegPressure); in XtensaTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp47 setSchedulingPreference(Sched::RegPressure); in AVRTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp54 setSchedulingPreference(Sched::RegPressure); in WebAssemblyTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp1612 setSchedulingPreference(Sched::RegPressure); in ARMTargetLowering()
1968 return Sched::RegPressure; in getSchedulingPreference()
1979 return Sched::RegPressure; in getSchedulingPreference()
1987 return Sched::RegPressure; in getSchedulingPreference()
1992 return Sched::RegPressure; in getSchedulingPreference()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp534 setSchedulingPreference(Sched::RegPressure); in NVPTXTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp590 setSchedulingPreference(Sched::RegPressure); in AMDGPUTargetLowering()
H A DSIISelLowering.cpp1026 setSchedulingPreference(Sched::RegPressure); in SITargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp142 setSchedulingPreference(Sched::RegPressure); in SystemZTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp157 setSchedulingPreference(Sched::RegPressure); in X86TargetLowering()