/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/Disassembler/ |
H A D | PPCDisassembler.cpp | 84 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() argument 86 if (RegNo >= N) in decodeRegisterClass() 88 Inst.addOperand(MCOperand::createReg(Regs[RegNo])); in decodeRegisterClass() 92 static DecodeStatus DecodeCRRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRRCRegisterClass() argument 95 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRCRegisterClass() 98 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRBITRCRegisterClass() argument 101 return decodeRegisterClass(Inst, RegNo, CRBITRegs); in DecodeCRBITRCRegisterClass() 104 static DecodeStatus DecodeF4RCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeF4RCRegisterClass() argument 107 return decodeRegisterClass(Inst, RegNo, FRegs); in DecodeF4RCRegisterClass() 110 static DecodeStatus DecodeF8RCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeF8RCRegisterClass() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/Disassembler/ |
H A D | LoongArchDisassembler.cpp | 58 static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGPRRegisterClass() argument 61 if (RegNo >= 32) in DecodeGPRRegisterClass() 63 Inst.addOperand(MCOperand::createReg(LoongArch::R0 + RegNo)); in DecodeGPRRegisterClass() 67 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR32RegisterClass() argument 70 if (RegNo >= 32) in DecodeFPR32RegisterClass() 72 Inst.addOperand(MCOperand::createReg(LoongArch::F0 + RegNo)); in DecodeFPR32RegisterClass() 76 static DecodeStatus DecodeFPR64RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR64RegisterClass() argument 79 if (RegNo >= 32) in DecodeFPR64RegisterClass() 81 Inst.addOperand(MCOperand::createReg(LoongArch::F0_64 + RegNo)); in DecodeFPR64RegisterClass() 85 static DecodeStatus DecodeCFRRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCFRRegisterClass() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/Disassembler/ |
H A D | SystemZDisassembler.cpp | 82 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() 85 assert(RegNo < Size && "Invalid register"); in decodeRegisterClass() 86 if (IsAddr && RegNo == 0) { in decodeRegisterClass() 87 RegNo = SystemZ::NoRegister; in decodeRegisterClass() 89 RegNo = Regs[RegNo]; in decodeRegisterClass() 90 if (RegNo == 0) in decodeRegisterClass() 93 Inst.addOperand(MCOperand::createReg(RegNo)); in decodeRegisterClass() 97 static DecodeStatus DecodeGR32BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGR32BitRegisterClass() 100 return decodeRegisterClass(Inst, RegNo, SystemZM in DecodeGR32BitRegisterClass() 81 decodeRegisterClass(MCInst & Inst,uint64_t RegNo,const unsigned * Regs,unsigned Size,bool IsAddr=false) decodeRegisterClass() argument 96 DecodeGR32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeGR32BitRegisterClass() argument 102 DecodeGRH32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeGRH32BitRegisterClass() argument 108 DecodeGR64BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeGR64BitRegisterClass() argument 114 DecodeGR128BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeGR128BitRegisterClass() argument 121 DecodeADDR32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeADDR32BitRegisterClass() argument 127 DecodeADDR64BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeADDR64BitRegisterClass() argument 132 DecodeFP32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeFP32BitRegisterClass() argument 138 DecodeFP64BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeFP64BitRegisterClass() argument 144 DecodeFP128BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeFP128BitRegisterClass() argument 150 DecodeVR32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeVR32BitRegisterClass() argument 156 DecodeVR64BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeVR64BitRegisterClass() argument 162 DecodeVR128BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeVR128BitRegisterClass() argument 168 DecodeAR32BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeAR32BitRegisterClass() argument 174 DecodeCR64BitRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeCR64BitRegisterClass() argument [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/Disassembler/ |
H A D | RISCVDisassembler.cpp | 71 static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, uint32_t RegNo, in DecodeGPRRegisterClass() argument 76 if (RegNo >= 32 || (IsRVE && RegNo >= 16)) in DecodeGPRRegisterClass() 79 MCRegister Reg = RISCV::X0 + RegNo; in DecodeGPRRegisterClass() 84 static DecodeStatus DecodeGPRX1X5RegisterClass(MCInst &Inst, uint32_t RegNo, in DecodeGPRX1X5RegisterClass() argument 87 MCRegister Reg = RISCV::X0 + RegNo; in DecodeGPRX1X5RegisterClass() 95 static DecodeStatus DecodeFPR16RegisterClass(MCInst &Inst, uint32_t RegNo, in DecodeFPR16RegisterClass() argument 98 if (RegNo >= 32) in DecodeFPR16RegisterClass() 101 MCRegister Reg = RISCV::F0_H + RegNo; in DecodeFPR16RegisterClass() 106 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, uint32_t RegNo, in DecodeFPR32RegisterClass() argument 109 if (RegNo >= 32) in DecodeFPR32RegisterClass() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/Disassembler/ |
H A D | M68kDisassembler.cpp | 42 static DecodeStatus DecodeRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeRegisterClass() 44 if (RegNo >= 24) in DecodeRegisterClass() 46 Inst.addOperand(MCOperand::createReg(RegisterDecode[RegNo])); in DecodeRegisterClass() 50 static DecodeStatus DecodeDR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeDR32RegisterClass() 53 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR32RegisterClass() 56 static DecodeStatus DecodeDR16RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeDR16RegisterClass() 59 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR16RegisterClass() 62 static DecodeStatus DecodeDR8RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeDR8RegisterClass() 65 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR8RegisterClass() 68 static DecodeStatus DecodeAR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeAR32RegisterClass() 41 DecodeRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeRegisterClass() argument 49 DecodeDR32RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeDR32RegisterClass() argument 55 DecodeDR16RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeDR16RegisterClass() argument 61 DecodeDR8RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeDR8RegisterClass() argument 67 DecodeAR32RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeAR32RegisterClass() argument 73 DecodeAR16RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeAR16RegisterClass() argument 79 DecodeXR32RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeXR32RegisterClass() argument 85 DecodeXR16RegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeXR16RegisterClass() argument 91 DecodeFPDRRegisterClass(MCInst & Inst,uint64_t RegNo,uint64_t Address,const void * Decoder) DecodeFPDRRegisterClass() argument [all...] |
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | MachineRegisterInfo.h | 114 MachineOperand *&getRegUseDefListHead(Register RegNo) { in getRegUseDefListHead() argument 115 if (RegNo.isVirtual()) in getRegUseDefListHead() 116 return VRegInfo[RegNo.id()].second; in getRegUseDefListHead() 117 return PhysRegUseDefLists[RegNo.id()]; in getRegUseDefListHead() 120 MachineOperand *getRegUseDefListHead(Register RegNo) const { in getRegUseDefListHead() argument 121 if (RegNo.isVirtual()) in getRegUseDefListHead() 122 return VRegInfo[RegNo.id()].second; in getRegUseDefListHead() 123 return PhysRegUseDefLists[RegNo.id()]; in getRegUseDefListHead() 295 reg_iterator reg_begin(Register RegNo) const { in reg_begin() argument 296 return reg_iterator(getRegUseDefListHead(RegNo)); in reg_begin() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/Disassembler/ |
H A D | SparcDisassembler.cpp | 141 static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo, 144 if (RegNo > 31) 146 unsigned Reg = IntRegDecoderTable[RegNo]; in DecodeIntRegsRegisterClass() 151 static DecodeStatus DecodeI64RegsRegisterClass(MCInst &Inst, unsigned RegNo, in DecodeIntRegsRegisterClass() 154 return DecodeIntRegsRegisterClass(Inst, RegNo, Address, Decoder); 159 static DecodeStatus DecodePointerLikeRegClass0(MCInst &Inst, unsigned RegNo, in DecodeI64RegsRegisterClass() 162 return DecodeIntRegsRegisterClass(Inst, RegNo, Address, Decoder); 165 static DecodeStatus DecodeFPRegsRegisterClass(MCInst &Inst, unsigned RegNo, in DecodePointerLikeRegClass0() 168 if (RegNo > 31) 170 unsigned Reg = FPRegDecoderTable[RegNo]; in DecodeFPRegsRegisterClass() 145 DecodeIntRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeIntRegsRegisterClass() argument 155 DecodeI64RegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeI64RegsRegisterClass() argument 163 DecodePointerLikeRegClass0(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodePointerLikeRegClass0() argument 169 DecodeFPRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeFPRegsRegisterClass() argument 179 DecodeDFPRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeDFPRegsRegisterClass() argument 189 DecodeQFPRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeQFPRegsRegisterClass() argument 203 DecodeCoprocRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeCoprocRegsRegisterClass() argument 212 DecodeFCCRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeFCCRegsRegisterClass() argument 221 DecodeASRRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeASRRegsRegisterClass() argument 230 DecodePRRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodePRRegsRegisterClass() argument 239 DecodeIntPairRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeIntPairRegisterClass() argument 256 DecodeCoprocPairRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeCoprocPairRegisterClass() argument [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/Disassembler/ |
H A D | HexagonDisassembler.cpp | 97 static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo, 101 DecodeGeneralSubRegsRegisterClass(MCInst &Inst, unsigned RegNo, 105 DecodeIntRegsLow8RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, 107 static DecodeStatus DecodeHvxVRRegisterClass(MCInst &Inst, unsigned RegNo, 111 DecodeDoubleRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, 114 DecodeGeneralDoubleLow8RegsRegisterClass(MCInst &Inst, unsigned RegNo, 117 static DecodeStatus DecodeHvxWRRegisterClass(MCInst &Inst, unsigned RegNo, 120 static DecodeStatus DecodeHvxVQRRegisterClass(MCInst &Inst, unsigned RegNo, 123 static DecodeStatus DecodePredRegsRegisterClass(MCInst &Inst, unsigned RegNo, 126 static DecodeStatus DecodeHvxQRRegisterClass(MCInst &Inst, unsigned RegNo, 537 DecodeRegisterClass(MCInst & Inst,unsigned RegNo,ArrayRef<MCPhysReg> Table) DecodeRegisterClass() argument 548 DecodeIntRegsLow8RegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeIntRegsLow8RegisterClass() argument 553 DecodeIntRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeIntRegsRegisterClass() argument 569 DecodeGeneralSubRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t Address,const MCDisassembler * Decoder) DecodeGeneralSubRegsRegisterClass() argument 582 DecodeHvxVRRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeHvxVRRegisterClass() argument 598 DecodeDoubleRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeDoubleRegsRegisterClass() argument 611 DecodeGeneralDoubleLow8RegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeGeneralDoubleLow8RegsRegisterClass() argument 621 DecodeHvxWRRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeHvxWRRegisterClass() argument 639 DecodeHvxVQRRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeHvxVQRRegisterClass() argument 649 DecodePredRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodePredRegsRegisterClass() argument 658 DecodeHvxQRRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeHvxQRRegisterClass() argument 667 DecodeCtrRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeCtrRegsRegisterClass() argument 696 DecodeCtrRegs64RegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeCtrRegs64RegisterClass() argument 723 DecodeModRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeModRegsRegisterClass() argument 807 DecodeSysRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeSysRegsRegisterClass() argument 835 DecodeSysRegs64RegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeSysRegs64RegisterClass() argument 850 DecodeGuestRegsRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeGuestRegsRegisterClass() argument 876 DecodeGuestRegs64RegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler * Decoder) DecodeGuestRegs64RegisterClass() argument [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/Disassembler/ |
H A D | CSKYDisassembler.cpp | 108 static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGPRRegisterClass() argument 111 if (RegNo >= 32) in DecodeGPRRegisterClass() 114 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[RegNo])); in DecodeGPRRegisterClass() 118 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR32RegisterClass() argument 121 if (RegNo >= 32) in DecodeFPR32RegisterClass() 124 Inst.addOperand(MCOperand::createReg(FPR32DecoderTable[RegNo])); in DecodeFPR32RegisterClass() 128 static DecodeStatus DecodesFPR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodesFPR32RegisterClass() argument 131 if (RegNo >= 16) in DecodesFPR32RegisterClass() 134 Inst.addOperand(MCOperand::createReg(FPR32DecoderTable[RegNo])); in DecodesFPR32RegisterClass() 138 static DecodeStatus DecodesFPR64RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodesFPR64RegisterClass() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86BaseInfo.h | 1156 inline bool isXMMReg(unsigned RegNo) { in isXMMReg() argument 1161 return (RegNo >= X86::XMM0 && RegNo <= X86::XMM15) || in isXMMReg() 1162 (RegNo >= X86::XMM16 && RegNo <= X86::XMM31); in isXMMReg() 1166 inline bool isYMMReg(unsigned RegNo) { in isYMMReg() argument 1171 return (RegNo >= X86::YMM0 && RegNo <= X86::YMM15) || in isYMMReg() 1172 (RegNo >= X86::YMM16 && RegNo <= X86::YMM31); in isYMMReg() 1176 inline bool isZMMReg(unsigned RegNo) { in isZMMReg() argument 1179 return RegNo >= X86::ZMM0 && RegNo <= X86::ZMM31; in isZMMReg() 1183 inline bool isApxExtendedReg(unsigned RegNo) { in isApxExtendedReg() argument 1185 return RegNo >= X86::R16 && RegNo <= X86::R31WH; in isApxExtendedReg() [all …]
|
H A D | X86MCExpr.h | 29 const int64_t RegNo; // All 31 explicit X86MCExpr(int64_t R) : RegNo(R) {} in X86MCExpr() 37 static const X86MCExpr *create(int64_t RegNo, MCContext &Ctx) { in create() argument 38 return new (Ctx) X86MCExpr(RegNo); in create() 46 int64_t getRegNo() const { return RegNo; } in getRegNo() 53 OS << X86ATTInstPrinter::getRegisterName(RegNo); in printImpl()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/ |
H A D | MipsDisassembler.cpp | 82 static DecodeStatus DecodeGPR64RegisterClass(MCInst &Inst, unsigned RegNo, 86 static DecodeStatus DecodeCPU16RegsRegisterClass(MCInst &Inst, unsigned RegNo, 90 static DecodeStatus DecodeGPRMM16RegisterClass(MCInst &Inst, unsigned RegNo, 95 DecodeGPRMM16ZeroRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, 99 DecodeGPRMM16MovePRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, 102 static DecodeStatus DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, 110 static DecodeStatus DecodeDSPRRegisterClass(MCInst &Inst, unsigned RegNo, 114 static DecodeStatus DecodeFGR64RegisterClass(MCInst &Inst, unsigned RegNo, 118 static DecodeStatus DecodeFGR32RegisterClass(MCInst &Inst, unsigned RegNo, 122 static DecodeStatus DecodeCCRRegisterClass(MCInst &Inst, unsigned RegNo, [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsTargetStreamer.h | 50 virtual void emitDirectiveSetAtWithArg(unsigned RegNo); 94 virtual void emitDirectiveCpAdd(unsigned RegNo); 95 virtual void emitDirectiveCpLoad(unsigned RegNo); 96 virtual void emitDirectiveCpLocal(unsigned RegNo); 100 virtual void emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset, 232 void emitDirectiveSetAtWithArg(unsigned RegNo) override; 276 void emitDirectiveCpAdd(unsigned RegNo) override; 277 void emitDirectiveCpLoad(unsigned RegNo) override; 278 void emitDirectiveCpLocal(unsigned RegNo) override; 289 void emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset, [all …]
|
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCRegisterInfo.h | 74 unsigned RegNo = unsigned(Reg); in contains() local 75 unsigned InByte = RegNo % 8; in contains() 76 unsigned Byte = RegNo / 8; in contains() 361 const MCRegisterDesc &operator[](MCRegister RegNo) const { 362 assert(RegNo < NumRegs && 364 return Desc[RegNo]; 369 const MCRegisterDesc &get(MCRegister RegNo) const { in get() argument 370 return operator[](RegNo); in get() 386 unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const; 390 const char *getName(MCRegister RegNo) const { in getName() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/Disassembler/ |
H A D | VEDisassembler.cpp | 127 static DecodeStatus DecodeI32RegisterClass(MCInst &Inst, unsigned RegNo, in DecodeI32RegisterClass() argument 130 if (RegNo > 63) in DecodeI32RegisterClass() 132 unsigned Reg = I32RegDecoderTable[RegNo]; in DecodeI32RegisterClass() 137 static DecodeStatus DecodeI64RegisterClass(MCInst &Inst, unsigned RegNo, in DecodeI64RegisterClass() argument 140 if (RegNo > 63) in DecodeI64RegisterClass() 142 unsigned Reg = I64RegDecoderTable[RegNo]; in DecodeI64RegisterClass() 147 static DecodeStatus DecodeF32RegisterClass(MCInst &Inst, unsigned RegNo, in DecodeF32RegisterClass() argument 150 if (RegNo > 63) in DecodeF32RegisterClass() 152 unsigned Reg = F32RegDecoderTable[RegNo]; in DecodeF32RegisterClass() 157 static DecodeStatus DecodeF128RegisterClass(MCInst &Inst, unsigned RegNo, in DecodeF128RegisterClass() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsTargetStreamer.cpp | 71 void MipsTargetStreamer::emitDirectiveSetAtWithArg(unsigned RegNo) { in emitDirectiveSetAtWithArg() argument 120 void MipsTargetStreamer::emitDirectiveCpAdd(unsigned RegNo) {} in emitDirectiveCpAdd() argument 121 void MipsTargetStreamer::emitDirectiveCpLoad(unsigned RegNo) {} in emitDirectiveCpLoad() argument 122 void MipsTargetStreamer::emitDirectiveCpLocal(unsigned RegNo) { in emitDirectiveCpLocal() argument 135 GPReg = RegNo; in emitDirectiveCpLocal() 145 void MipsTargetStreamer::emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset, in emitDirectiveCpsetup() argument 482 void MipsTargetAsmStreamer::emitDirectiveSetAtWithArg(unsigned RegNo) { in emitDirectiveSetAtWithArg() argument 483 OS << "\t.set\tat=$" << Twine(RegNo) << "\n"; in emitDirectiveSetAtWithArg() 484 MipsTargetStreamer::emitDirectiveSetAtWithArg(RegNo); in emitDirectiveSetAtWithArg() 680 void MipsTargetAsmStreamer::emitDirectiveCpAdd(unsigned RegNo) { in emitDirectiveCpAdd() argument [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIInsertWaitcnts.cpp | 312 void determineWait(InstCounterType T, int RegNo, AMDGPU::Waitcnt &Wait) const; 782 for (int RegNo = Interval.first; RegNo < Interval.second; ++RegNo) { in setExpScore() local 783 setRegScore(RegNo, EXP_CNT, Val); in setExpScore() 920 for (int RegNo = Interval.first; RegNo < Interval.second; ++RegNo) in updateByEvent() local 921 VgprVmemTypes[RegNo] |= 1 << V; in updateByEvent() 924 for (int RegNo = Interval.first; RegNo < Interval.second; ++RegNo) { in updateByEvent() local 925 setRegScore(RegNo, T, CurrScore); in updateByEvent() 1057 void WaitcntBrackets::determineWait(InstCounterType T, int RegNo, in determineWait() argument 1059 unsigned ScoreToWait = getRegScore(RegNo, T); in determineWait() 1695 for (int RegNo = CallAddrOpInterval.first; in generateWaitcntInstBefore() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
H A D | DbgEntityHistoryCalculator.cpp | 303 static void dropRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo, in dropRegDescribedVar() argument 305 const auto &I = RegVars.find(RegNo); in dropRegDescribedVar() 306 assert(RegNo != 0U && I != RegVars.end()); in dropRegDescribedVar() 317 static void addRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo, in addRegDescribedVar() argument 319 assert(RegNo != 0U); in addRegDescribedVar() 320 auto &VarSet = RegVars[RegNo]; in addRegDescribedVar() 329 static void clobberRegEntries(InlinedEntity Var, unsigned RegNo, in clobberRegEntries() argument 347 if (Entry.getInstr()->hasDebugOperandForReg(RegNo)) { in clobberRegEntries() 351 if (MO.isReg() && MO.getReg() && MO.getReg() != RegNo) in clobberRegEntries() 438 for (Register RegNo : FellowRegisters) in clobberRegisterUses() local [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/AsmParser/ |
H A D | XtensaAsmParser.cpp | 299 static std::unique_ptr<XtensaOperand> createReg(unsigned RegNo, SMLoc S, in createReg() 302 Op->Reg.RegNum = RegNo; in createReg() 567 unsigned RegNo = 0; in parseRegister() local 576 RegNo = MatchRegisterName(RegName); in parseRegister() 577 if (RegNo == 0) in parseRegister() 578 RegNo = MatchRegisterAltName(RegName); in parseRegister() 582 RegNo = MatchRegisterName(RegName); in parseRegister() 583 if (RegNo == 0) in parseRegister() 584 RegNo = MatchRegisterAltName(RegName); in parseRegister() 588 if (RegNo == 0) { in parseRegister() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86Operand.h | 50 unsigned RegNo; member 130 OS << "Reg:" << X86IntelInstPrinter::getRegisterName(Reg.RegNo); in print() 172 return Reg.RegNo; in getReg() 576 MCRegister RegNo = getReg(); in addGR32orGR64Operands() local 577 if (X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo)) in addGR32orGR64Operands() 578 RegNo = getX86SubSuperRegister(RegNo, 32); in addGR32orGR64Operands() 579 Inst.addOperand(MCOperand::createReg(RegNo)); in addGR32orGR64Operands() 584 MCRegister RegNo = getReg(); in addGR16orGR32orGR64Operands() local 585 if (X86MCRegisterClasses[X86::GR32RegClassID].contains(RegNo) || in addGR16orGR32orGR64Operands() 586 X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo)) in addGR16orGR32orGR64Operands() [all …]
|
H A D | X86AsmParser.cpp | 1107 bool MatchRegisterByName(MCRegister &RegNo, StringRef RegName, SMLoc StartLoc, 1109 bool ParseRegister(MCRegister &RegNo, SMLoc &StartLoc, SMLoc &EndLoc, 1176 bool parseSEHRegisterNumber(unsigned RegClassID, MCRegister &RegNo); 1217 bool OmitRegisterFromClobberLists(unsigned RegNo) override; 1392 bool X86AsmParser::MatchRegisterByName(MCRegister &RegNo, StringRef RegName, in MatchRegisterByName() argument 1398 RegNo = MatchRegisterName(RegName); in MatchRegisterByName() 1401 if (RegNo == 0) in MatchRegisterByName() 1402 RegNo = MatchRegisterName(RegName.lower()); in MatchRegisterByName() 1407 (RegNo == X86::EFLAGS || RegNo == X86::MXCSR)) in MatchRegisterByName() 1408 RegNo = 0; in MatchRegisterByName() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/AsmParser/ |
H A D | MSP430AsmParser.cpp | 191 void setReg(unsigned RegNo) { in setReg() argument 193 Reg = RegNo; in setReg() 451 MCRegister RegNo; in ParseOperand() local 453 if (!parseRegister(RegNo, StartLoc, EndLoc)) { in ParseOperand() 454 Operands.push_back(MSP430Operand::CreateReg(RegNo, StartLoc, EndLoc)); in ParseOperand() 466 MCRegister RegNo = MSP430::PC; in ParseOperand() local 471 if (parseRegister(RegNo, RegStartLoc, EndLoc)) in ParseOperand() 477 Operands.push_back(MSP430Operand::CreateMem(RegNo, Val, StartLoc, in ParseOperand() 500 MCRegister RegNo; in ParseOperand() local 502 if (parseRegister(RegNo, RegStartLoc, EndLoc)) in ParseOperand() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/Disassembler/ |
H A D | BPFDisassembler.cpp | 100 static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, unsigned RegNo, 103 if (RegNo > 11) in DecodeGPRRegisterClass() 106 unsigned Reg = GPRDecoderTable[RegNo]; in DecodeGPRRegisterClass() 116 DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t /*Address*/, 118 if (RegNo > 11) in DecodeGPR32RegisterClass() 121 unsigned Reg = GPR32DecoderTable[RegNo]; in DecodeGPR32RegisterClass() 101 DecodeGPRRegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler *) DecodeGPRRegisterClass() argument 117 DecodeGPR32RegisterClass(MCInst & Inst,unsigned RegNo,uint64_t,const MCDisassembler *) DecodeGPR32RegisterClass() argument
|
/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/ |
H A D | XCore.h | 71 int getEHDataRegisterNumber(unsigned RegNo) const override { in getEHDataRegisterNumber() argument 73 return (RegNo < 2) ? RegNo : -1; in getEHDataRegisterNumber()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
H A D | AArch64Disassembler.cpp | 42 static DecodeStatus DecodeSimpleRegisterClass(MCInst &Inst, unsigned RegNo, 46 DecodeGPR64x8ClassRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, 48 static DecodeStatus DecodeZPR2Mul2RegisterClass(MCInst &Inst, unsigned RegNo, 51 static DecodeStatus DecodeZPR4Mul4RegisterClass(MCInst &Inst, unsigned RegNo, 55 static DecodeStatus DecodeMatrixTile(MCInst &Inst, unsigned RegNo, 62 static DecodeStatus DecodePPR2Mul2RegisterClass(MCInst &Inst, unsigned RegNo, 178 DecodeWSeqPairsClassRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, 181 DecodeXSeqPairsClassRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, 331 static DecodeStatus DecodeSimpleRegisterClass(MCInst &Inst, unsigned RegNo, in DecodeSimpleRegisterClass() argument 334 if (RegNo > NumRegsInClass - 1) in DecodeSimpleRegisterClass() [all …]
|