Searched refs:Reg128 (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.td | 648 multiclass VectorList<int count, RegisterClass Reg64, RegisterClass Reg128> {
666 def "128" : RegisterOperand<Reg128, "printImplicitlyTypedVectorList"> {
677 def "Consecutive128" : RegisterOperand<Reg128, "printImplicitlyTypedVectorList"> {
711 def "16b" : TypedVecListRegOperand<Reg128, 16, "b"> {
717 def "8h" : TypedVecListRegOperand<Reg128, 8, "h"> {
723 def "4s" : TypedVecListRegOperand<Reg128, 4, "s"> {
729 def "2d" : TypedVecListRegOperand<Reg128, 2, "d"> {
735 def "b" : TypedVecListRegOperand<Reg128, 0, "b"> {
741 def "h" : TypedVecListRegOperand<Reg128, 0, "h"> {
747 def "s" : TypedVecListRegOperand<Reg128, 0, "s"> {
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 84 Register Reg128 = LowRegOp.getReg(); in splitMove() local
111 MachineInstrBuilder(MF, HighPartMI).addReg(Reg128, Reg128UndefImpl); in splitMove()
112 MachineInstrBuilder(MF, LowPartMI).addReg(Reg128, (Reg128UndefImpl | Reg128Killed)); in splitMove()
|