Home
last modified time | relevance | path

Searched refs:RHSMask (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAndOrXor.cpp453 unsigned LHSMask, unsigned RHSMask, InstCombiner::BuilderTy &Builder) { in foldLogOpOfMaskedICmpsAsymmetric() argument
463 RHSMask = conjugateICmpMask(RHSMask); in foldLogOpOfMaskedICmpsAsymmetric()
465 if ((LHSMask & Mask_NotAllZeros) && (RHSMask & BMask_Mixed)) { in foldLogOpOfMaskedICmpsAsymmetric()
471 } else if ((LHSMask & BMask_Mixed) && (RHSMask & Mask_NotAllZeros)) { in foldLogOpOfMaskedICmpsAsymmetric()
495 unsigned RHSMask = MaskPair->second; in foldLogOpOfMaskedICmps() local
496 unsigned Mask = LHSMask & RHSMask; in foldLogOpOfMaskedICmps()
501 LHS, RHS, IsAnd, A, B, C, D, E, PredL, PredR, LHSMask, RHSMask, in foldLogOpOfMaskedICmps()
H A DInstCombineVectorOps.cpp3092 ArrayRef<int> RHSMask; in visitShuffleVectorInst() local
3096 RHSMask = RHSShuffle->getShuffleMask(); in visitShuffleVectorInst()
3132 eltMask = RHSMask[Mask[i]-LHSWidth]; in visitShuffleVectorInst()
3165 if (isSplat || newMask == LHSMask || newMask == RHSMask || newMask == Mask) { in visitShuffleVectorInst()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp11645 uint32_t RHSMask = getPermuteMask(RHS); in performAndCombine() local
11646 if (LHSMask != ~0u && RHSMask != ~0u) { in performAndCombine()
11649 if (LHSMask > RHSMask) { in performAndCombine()
11650 std::swap(LHSMask, RHSMask); in performAndCombine()
11657 uint32_t RHSUsedLanes = ~(RHSMask & 0x0c0c0c0c) & 0x0c0c0c0c; in performAndCombine()
11669 uint32_t Mask = LHSMask & RHSMask; in performAndCombine()
11672 if ((LHSMask & ByteSel) == 0x0c || (RHSMask & ByteSel) == 0x0c) in performAndCombine()
12352 uint32_t RHSMask = getPermuteMask(RHS); in performOrCombine() local
12354 if (LHSMask != ~0u && RHSMask != ~0u) { in performOrCombine()
12357 if (LHSMask > RHSMask) { in performOrCombine()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp7712 const APInt &RHSMask = N1O1C->getAPIntValue(); in visitORLike() local
7714 if (DAG.MaskedValueIsZero(N0.getOperand(0), RHSMask&~LHSMask) && in visitORLike()
7715 DAG.MaskedValueIsZero(N1.getOperand(0), LHSMask&~RHSMask)) { in visitORLike()
7719 DAG.getConstant(LHSMask | RHSMask, DL, VT)); in visitORLike()
8434 SDValue RHSMask; // AND value if any. in MatchRotate() local
8435 matchRotateHalf(DAG, RHS, RHSShift, RHSMask); in MatchRotate()
8452 extractShiftForRotate(DAG, LHSShift, RHS, RHSMask, DL)) in MatchRotate()
8473 std::swap(LHSMask, RHSMask); in MatchRotate()
8493 if (LHSMask.getNode() || RHSMask.getNode()) { in MatchRotate()
8502 if (RHSMask.getNode()) { in MatchRotate()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp14729 int RHSMask[4] = {-1, -1, -1, -1}; in lowerShuffleAsLanePermuteAndSHUFP() local
14739 auto &LaneMask = (i & 1) ? RHSMask : LHSMask; in lowerShuffleAsLanePermuteAndSHUFP()
14745 SDValue RHS = DAG.getVectorShuffle(VT, DL, V1, V2, RHSMask); in lowerShuffleAsLanePermuteAndSHUFP()
45906 SmallVector<int, 64> LHSMask, RHSMask, CondMask; in combineSelect() local
45909 getTargetShuffleMask(RHS, true, RHSOps, RHSMask)) { in combineSelect()
45916 RHSMask[i] = 0x80; in combineSelect()
45919 RHSMask[i] = isUndefOrZero(RHSMask[i]) ? 0x80 : RHSMask[i]; in combineSelect()
45925 getConstVector(RHSMask, SimpleVT, DAG, DL, true)); in combineSelect()