| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | InstructionCost.h | 112 InstructionCost RHS2(RHS);
113 *this += RHS2;
129 InstructionCost RHS2(RHS);
130 *this -= RHS2;
151 InstructionCost RHS2(RHS);
152 *this *= RHS2;
163 InstructionCost RHS2(RHS);
164 *this /= RHS2;
206 InstructionCost RHS2(RHS);
207 return *this == RHS2;
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/ADT/ |
| H A D | SparseBitVector.h | 239 // RHS1 & ~RHS2 into this element
241 const SparseBitVectorElement &RHS2, in intersectWithComplement()
247 Bits[i] = RHS1.Bits[i] & ~RHS2.Bits[i]; in intersectWithComplement()
687 // Result of RHS1 & ~RHS2 is stored into this bitmap.
689 const SparseBitVector<ElementSize> &RHS2) in intersectWithComplement() argument
692 intersectWithComplement(RHS2); in intersectWithComplement()
694 } else if (this == &RHS2) { in intersectWithComplement()
695 SparseBitVector RHS2Copy(RHS2); in intersectWithComplement()
703 ElementListConstIter Iter2 = RHS2.Elements.begin(); in intersectWithComplement()
706 // If RHS2 i in intersectWithComplement()
735 intersectWithComplement(const SparseBitVector<ElementSize> * RHS1,const SparseBitVector<ElementSize> * RHS2) intersectWithComplement() argument
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | LICM.cpp | 2454 Value *LHS1, *LHS2, *RHS1, *RHS2; in hoistMinMax() local
2456 !MatchICmpAgainstInvariant(Cond2, P2, LHS2, RHS2)) in hoistMinMax()
2479 RHS2 = Builder.CreateFreeze(RHS2, RHS2->getName() + ".fr"); in hoistMinMax()
2481 id, RHS1, RHS2, nullptr, in hoistMinMax()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 4161 Value *LHS2, *RHS2; in visitSelectInst() local
4162 if (SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor) in visitSelectInst()
4164 RHS2, SI, SPF, RHS)) in visitSelectInst()
4166 if (SelectPatternFlavor SPF2 = matchSelectPattern(RHS, LHS2, RHS2).Flavor) in visitSelectInst()
4168 RHS2, SI, SPF, LHS)) in visitSelectInst()
|
| H A D | InstCombineCompares.cpp | 3329 Value *LHS2, *RHS2; in matchThreeWayIntCompare() local
3330 if (!match(UnequalVal, m_Select(m_ICmp(PredB, m_Value(LHS2), m_Value(RHS2)), in matchThreeWayIntCompare()
3337 std::swap(LHS2, RHS2); in matchThreeWayIntCompare()
3343 if (PredB == ICmpInst::ICMP_SGT && isa<Constant>(RHS2)) { in matchThreeWayIntCompare()
3346 getFlippedStrictnessPredicateAndConstant(PredB, cast<Constant>(RHS2)); in matchThreeWayIntCompare()
3351 RHS2 = FlippedStrictness->second; in matchThreeWayIntCompare()
3356 return PredB == ICmpInst::ICMP_SLT && RHS == RHS2; in matchThreeWayIntCompare()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ValueTracking.cpp | 1157 const Value *LHS2 = nullptr, *RHS2 = nullptr; in isSignedMinMaxClamp() local
1158 SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor; in isSignedMinMaxClamp()
1162 if (!match(RHS2, m_APInt(CHigh))) in isSignedMinMaxClamp()
9510 const Value *RHS1, *RHS2; in isImpliedCondition() local
9511 if (match(RHS, m_LogicalOr(m_Value(RHS1), m_Value(RHS2)))) { in isImpliedCondition()
9517 isImpliedCondition(LHS, RHS2, DL, LHSIsTrue, Depth + 1)) in isImpliedCondition()
9521 if (match(RHS, m_LogicalAnd(m_Value(RHS1), m_Value(RHS2)))) { in isImpliedCondition()
9527 isImpliedCondition(LHS, RHS2, DL, LHSIsTrue, Depth + 1)) in isImpliedCondition()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 775 SDValue RHS2 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, RHS_1, in getAVRCmp() local
788 Cmp = DAG.getNode(AVRISD::CMPC, DL, MVT::Glue, LHS2, RHS2, Cmp); in getAVRCmp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 547 SDValue RHS2 = Val.getOperand(1); in matchSetCC() local
550 if (LHS == LHS2 && RHS == RHS2) { in matchSetCC()
555 } else if (LHS == RHS2 && RHS == LHS2) { in matchSetCC()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 5777 SDValue RHS1, RHS2; in OptimizeVFPBrcond() local
5779 expandf64Toi32(RHS, DAG, RHS1, RHS2); in OptimizeVFPBrcond()
5781 RHS2 = DAG.getNode(ISD::AND, dl, MVT::i32, RHS2, Mask); in OptimizeVFPBrcond()
5784 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond()
12308 Register RHS2 = MI.getOperand(4).getReg(); in EmitInstrWithCustomInserter() local
12314 .addReg(LHS2).addReg(RHS2) in EmitInstrWithCustomInserter()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 8911 SDValue RHS2 = Val.getOperand(1); in matchSetCC() local
8914 if (LHS == LHS2 && RHS == RHS2) { in matchSetCC()
8919 } else if (LHS == RHS2 && RHS == LHS2) { in matchSetCC()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 23862 SDValue RHS1, RHS2; in splitVSETCC() local
23863 std::tie(RHS1, RHS2) = splitVector(RHS, DAG, dl); in splitVSETCC()
23870 DAG.getNode(ISD::SETCC, dl, HiVT, LHS2, RHS2, CC)); in splitVSETCC()
|