| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RegisterClassInfo.cpp | 130 RCInfo &RCI = RegClass[RC->getID()]; in compute() local
136 if (!RCI.Order) in compute()
137 RCI.Order.reset(new MCPhysReg[NumRegs]); in compute()
167 RCI.Order[N++] = PhysReg; in compute()
171 RCI.NumRegs = N + CSRAlias.size(); in compute()
172 assert(RCI.NumRegs <= NumRegs && "Allocation order larger than regclass"); in compute()
179 RCI.Order[N++] = PhysReg; in compute()
184 if (StressRA && RCI.NumRegs > StressRA) in compute()
185 RCI.NumRegs = StressRA; in compute()
190 if (Super != RC && getNumAllocatableRegs(Super) > RCI.NumRegs) in compute()
[all …]
|
| H A D | TargetRegisterInfo.cpp | 345 for (SuperRegClassIterator RCI(B, this); RCI.isValid(); ++RCI) in getMatchingSuperRegClass() local
346 if (RCI.getSubReg() == Idx) in getMatchingSuperRegClass()
349 return firstCommonClass(RCI.getMask(), A->getSubClassMask(), this); in getMatchingSuperRegClass()
|
| H A D | CriticalAntiDepBreaker.cpp | 42 const RegisterClassInfo &RCI) in CriticalAntiDepBreaker() argument
44 TRI(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI), in CriticalAntiDepBreaker()
698 const RegisterClassInfo &RCI) { in createCriticalAntiDepBreaker() argument
699 return new CriticalAntiDepBreaker(MFi, RCI); in createCriticalAntiDepBreaker()
|
| H A D | CriticalAntiDepBreaker.h | 74 CriticalAntiDepBreaker(MachineFunction& MFi, const RegisterClassInfo &RCI);
|
| H A D | PostRASchedulerList.cpp | 209 const RegisterClassInfo &RCI, in SchedulePostRATDList() argument
225 ? createAggressiveAntiDepBreaker(MF, RCI, CriticalPathRCs) in SchedulePostRATDList()
227 ? createCriticalAntiDepBreaker(MF, RCI) in SchedulePostRATDList()
|
| H A D | AggressiveAntiDepBreaker.cpp | 120 MachineFunction &MFi, const RegisterClassInfo &RCI, in AggressiveAntiDepBreaker() argument
123 TRI(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI) { in AggressiveAntiDepBreaker()
968 MachineFunction &MFi, const RegisterClassInfo &RCI, in createAggressiveAntiDepBreaker() argument
970 return new AggressiveAntiDepBreaker(MFi, RCI, CriticalPathRCs); in createAggressiveAntiDepBreaker()
|
| H A D | RegisterPressure.cpp | 269 RCI = rci; in init()
948 const RegisterClassInfo *RCI, in computeExcessPressureDelta() argument
958 unsigned Limit = RCI->getRegPressureSetLimit(i); in computeExcessPressureDelta()
1095 computeExcessPressureDelta(SavedPressure, CurrSetPressure, Delta, RCI, in getMaxUpwardPressureDelta()
1161 unsigned Limit = RCI->getRegPressureSetLimit(PSetID); in getUpwardPressureDelta()
1341 computeExcessPressureDelta(SavedPressure, CurrSetPressure, Delta, RCI, in getMaxDownwardPressureDelta()
|
| H A D | AggressiveAntiDepBreaker.h | 134 const RegisterClassInfo &RCI,
|
| H A D | ShrinkWrap.cpp | 116 RegisterClassInfo RCI; member in __anon8a4a73dd0111::ShrinkWrapImpl
227 RCI.runOnMachineFunction(MF); in init()
362 RCI.getLastCalleeSavedAlias(PhysReg) || in INITIALIZE_PASS_DEPENDENCY()
|
| H A D | TargetLoweringBase.cpp | 1331 for (SuperRegClassIterator RCI(RC, TRI); RCI.isValid(); ++RCI) in findRepresentativeClass() local
1332 SuperRegRC.setBitsInMask(RCI.getMask()); in findRepresentativeClass()
|
| H A D | MachinePipeliner.cpp | 1583 void computePressureSetLimit(const RegisterClassInfo &RCI) { in computePressureSetLimit() argument
1585 PressureSetLimit[PSet] = RCI.getRegPressureSetLimit(PSet); in computePressureSetLimit()
1755 void init(const RegisterClassInfo &RCI) { in init() argument
1763 computePressureSetLimit(RCI); in init()
|
| H A D | RegAllocGreedy.cpp | 1475 const RegisterClassInfo &RCI) { in getNumAllocatableRegsForConstraints() argument
1483 return RCI.getNumAllocatableRegs(ConstrainedRC); in getNumAllocatableRegsForConstraints()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RegisterClassInfo.h | 82 const RCInfo &RCI = RegClass[RC->getID()]; in get() local
83 if (Tag != RCI.Tag) in get()
85 return RCI; in get()
|
| H A D | AntiDepBreaker.h | 94 MachineFunction &MFi, const RegisterClassInfo &RCI,
98 const RegisterClassInfo &RCI);
|
| H A D | RegisterPressure.h | 364 const RegisterClassInfo *RCI = nullptr; variable
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNRewritePartialRegUses.cpp | 178 for (SuperRegClassIterator RCI(RC, TRI); RCI.isValid(); ++RCI) { in getSuperRegClassMask() local
179 if (RCI.getSubReg() == SubRegIdx) { in getSuperRegClassMask()
180 I->second = RCI.getMask(); in getSuperRegClassMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | ConstantHoisting.cpp | 164 for (const RebasedConstantInfo &RCI : RebasedConstants) in collectMatInsertPts() local
165 for (const ConstantUser &U : RCI.Uses) in collectMatInsertPts()
842 for (auto const &RCI : ConstInfo.RebasedConstants) { in emitBaseConstants() local
843 UsesNum += RCI.Uses.size(); in emitBaseConstants()
844 for (auto const &U : RCI.Uses) { in emitBaseConstants()
851 ToBeRebased.emplace_back(RCI.Offset, RCI.Ty, MatInsertPt, U); in emitBaseConstants()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64A57FPLoadBalancing.cpp | 111 RegisterClassInfo RCI; member in __anon820378290111::AArch64A57FPLoadBalancing
317 RCI.runOnMachineFunction(F); in runOnMachineFunction()
517 auto Ord = RCI.getOrder(TRI->getRegClass(RegClassID)); in scavengeRegister()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | DXILResource.cpp | 855 const auto &[RCI, RRI, RRTI] = RHS; in populateResourceInfos()
|