Home
last modified time | relevance | path

Searched refs:RB_CTRL (Results 1 – 2 of 2) sorted by relevance

/freebsd/sys/dev/msk/
H A Dif_msk.c3929 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txsq, RB_CTRL), RB_RST_SET); in msk_init_locked()
4046 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_rxq, RB_CTRL), RB_RST_CLR); in msk_set_rambuffer()
4066 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_rxq, RB_CTRL), RB_ENA_OP_MD); in msk_set_rambuffer()
4067 CSR_READ_1(sc, RB_ADDR(sc_if->msk_rxq, RB_CTRL)); in msk_set_rambuffer()
4070 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL), RB_RST_CLR); in msk_set_rambuffer()
4080 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL), RB_ENA_STFWD); in msk_set_rambuffer()
4081 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL), RB_ENA_OP_MD); in msk_set_rambuffer()
4082 CSR_READ_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL)); in msk_set_rambuffer()
4164 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL), in msk_stop()
4184 CSR_WRITE_1(sc, RB_ADDR(sc_if->msk_txq, RB_CTRL), RB_RST_SET); in msk_stop()
[all …]
H A Dif_mskreg.h617 #define RB_CTRL 0x28 /* 8 bit RAM Buffer Control Register */ macro