Home
last modified time | relevance | path

Searched refs:Quot (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPULegalizerInfo.cpp4967 auto Quot = B.buildFMul(S32, LHSExt, Rcp, Flags); in legalizeFDIV16() local
4970 Err = B.buildFMAD(S32, NegRHSExt, Quot, LHSExt, Flags); in legalizeFDIV16()
4971 Quot = B.buildFMAD(S32, Err, Rcp, Quot, Flags); in legalizeFDIV16()
4972 Err = B.buildFMAD(S32, NegRHSExt, Quot, LHSExt, Flags); in legalizeFDIV16()
4974 Err = B.buildFMA(S32, NegRHSExt, Quot, LHSExt, Flags); in legalizeFDIV16()
4975 Quot = B.buildFMA(S32, Err, Rcp, Quot, Flags); in legalizeFDIV16()
4976 Err = B.buildFMA(S32, NegRHSExt, Quot, LHSExt, Flags); in legalizeFDIV16()
4980 Quot = B.buildFAdd(S32, Tmp, Quot, Flags); in legalizeFDIV16()
4981 auto RDst = B.buildFPTrunc(S16, Quot, Flags); in legalizeFDIV16()
H A DSIISelLowering.cpp11257 SDValue Quot = in LowerFDIV16() local
11259 SDValue Err = DAG.getNode(FMADOpCode, SL, MVT::f32, NegRHSExt, Quot, LHSExt, in LowerFDIV16()
11261 Quot = DAG.getNode(FMADOpCode, SL, MVT::f32, Err, Rcp, Quot, Op->getFlags()); in LowerFDIV16()
11262 Err = DAG.getNode(FMADOpCode, SL, MVT::f32, NegRHSExt, Quot, LHSExt, in LowerFDIV16()
11269 Quot = DAG.getNode(ISD::FADD, SL, MVT::f32, Tmp, Quot, Op->getFlags()); in LowerFDIV16()
11270 SDValue RDst = DAG.getNode(ISD::FP_ROUND, SL, MVT::f16, Quot, in LowerFDIV16()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstructionCombining.cpp3255 APInt Quot; in visitGetElementPtrInst() local
3257 APInt::udivrem(*C, TyAllocSize, Quot, Rem); in visitGetElementPtrInst()
3259 NewC = Quot; in visitGetElementPtrInst()
3261 APInt Quot; in visitGetElementPtrInst() local
3263 APInt::sdivrem(*C, TyAllocSize, Quot, Rem); in visitGetElementPtrInst()
3265 if (!Quot.isAllOnes() && Rem == 0) in visitGetElementPtrInst()
3266 NewC = Quot; in visitGetElementPtrInst()
H A DInstCombineMulDivRem.cpp400 APInt Quot, Rem; in visitMul() local
401 APInt::sdivrem(C, *C1, Quot, Rem); in visitMul()
402 return Rem.isZero() && !Quot.isAllOnes(); in visitMul()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp11334 SDValue Quot; in expandFixedPointDiv() local
11345 Quot = DAG.getNode(ISD::SDIVREM, dl, in expandFixedPointDiv()
11348 Rem = Quot.getValue(1); in expandFixedPointDiv()
11349 Quot = Quot.getValue(0); in expandFixedPointDiv()
11351 Quot = DAG.getNode(ISD::SDIV, dl, VT, in expandFixedPointDiv()
11361 SDValue Sub1 = DAG.getNode(ISD::SUB, dl, VT, Quot, in expandFixedPointDiv()
11363 Quot = DAG.getSelect(dl, VT, in expandFixedPointDiv()
11365 Sub1, Quot); in expandFixedPointDiv()
11367 Quot = DAG.getNode(ISD::UDIV, dl, VT, in expandFixedPointDiv()
11370 return Quot; in expandFixedPointDiv()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DSimplifyLibCalls.cpp3086 APFloat Quot = *X; in optimizeRemquo() local
3087 Status = Quot.divide(*Y, APFloat::rmNearestTiesToEven); in optimizeRemquo()
3099 Quot.convertToInteger(QuotInt, APFloat::rmNearestTiesToEven, &IsExact); in optimizeRemquo()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp4439 auto Quot = in lower() local
4443 auto Prod = MIRBuilder.buildMul(Ty, Quot, MI.getOperand(2)); in lower()