1 /* 2 * Copyright (c) 2017-2018 Cavium, Inc. 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 9 * 1. Redistributions of source code must retain the above copyright 10 * notice, this list of conditions and the following disclaimer. 11 * 2. Redistributions in binary form must reproduce the above copyright 12 * notice, this list of conditions and the following disclaimer in the 13 * documentation and/or other materials provided with the distribution. 14 * 15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 16 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 19 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 20 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 21 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 22 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 23 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 24 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 25 * POSSIBILITY OF SUCH DAMAGE. 26 * 27 */ 28 29 #ifndef __RT_DEFS_H__ 30 #define __RT_DEFS_H__ 31 32 /* Runtime array offsets */ 33 #define DORQ_REG_PF_MAX_ICID_0_RT_OFFSET 0 34 #define DORQ_REG_PF_MAX_ICID_1_RT_OFFSET 1 35 #define DORQ_REG_PF_MAX_ICID_2_RT_OFFSET 2 36 #define DORQ_REG_PF_MAX_ICID_3_RT_OFFSET 3 37 #define DORQ_REG_PF_MAX_ICID_4_RT_OFFSET 4 38 #define DORQ_REG_PF_MAX_ICID_5_RT_OFFSET 5 39 #define DORQ_REG_PF_MAX_ICID_6_RT_OFFSET 6 40 #define DORQ_REG_PF_MAX_ICID_7_RT_OFFSET 7 41 #define DORQ_REG_VF_MAX_ICID_0_RT_OFFSET 8 42 #define DORQ_REG_VF_MAX_ICID_1_RT_OFFSET 9 43 #define DORQ_REG_VF_MAX_ICID_2_RT_OFFSET 10 44 #define DORQ_REG_VF_MAX_ICID_3_RT_OFFSET 11 45 #define DORQ_REG_VF_MAX_ICID_4_RT_OFFSET 12 46 #define DORQ_REG_VF_MAX_ICID_5_RT_OFFSET 13 47 #define DORQ_REG_VF_MAX_ICID_6_RT_OFFSET 14 48 #define DORQ_REG_VF_MAX_ICID_7_RT_OFFSET 15 49 #define DORQ_REG_PF_WAKE_ALL_RT_OFFSET 16 50 #define DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET 17 51 #define DORQ_REG_GLB_MAX_ICID_0_RT_OFFSET 18 52 #define DORQ_REG_GLB_MAX_ICID_1_RT_OFFSET 19 53 #define DORQ_REG_GLB_RANGE2CONN_TYPE_0_RT_OFFSET 20 54 #define DORQ_REG_GLB_RANGE2CONN_TYPE_1_RT_OFFSET 21 55 #define DORQ_REG_PRV_PF_MAX_ICID_2_RT_OFFSET 22 56 #define DORQ_REG_PRV_PF_MAX_ICID_3_RT_OFFSET 23 57 #define DORQ_REG_PRV_PF_MAX_ICID_4_RT_OFFSET 24 58 #define DORQ_REG_PRV_PF_MAX_ICID_5_RT_OFFSET 25 59 #define DORQ_REG_PRV_VF_MAX_ICID_2_RT_OFFSET 26 60 #define DORQ_REG_PRV_VF_MAX_ICID_3_RT_OFFSET 27 61 #define DORQ_REG_PRV_VF_MAX_ICID_4_RT_OFFSET 28 62 #define DORQ_REG_PRV_VF_MAX_ICID_5_RT_OFFSET 29 63 #define DORQ_REG_PRV_PF_RANGE2CONN_TYPE_2_RT_OFFSET 30 64 #define DORQ_REG_PRV_PF_RANGE2CONN_TYPE_3_RT_OFFSET 31 65 #define DORQ_REG_PRV_PF_RANGE2CONN_TYPE_4_RT_OFFSET 32 66 #define DORQ_REG_PRV_PF_RANGE2CONN_TYPE_5_RT_OFFSET 33 67 #define DORQ_REG_PRV_VF_RANGE2CONN_TYPE_2_RT_OFFSET 34 68 #define DORQ_REG_PRV_VF_RANGE2CONN_TYPE_3_RT_OFFSET 35 69 #define DORQ_REG_PRV_VF_RANGE2CONN_TYPE_4_RT_OFFSET 36 70 #define DORQ_REG_PRV_VF_RANGE2CONN_TYPE_5_RT_OFFSET 37 71 #define IGU_REG_PF_CONFIGURATION_RT_OFFSET 38 72 #define IGU_REG_VF_CONFIGURATION_RT_OFFSET 39 73 #define IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET 40 74 #define IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET 41 75 #define IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET 42 76 #define IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET 43 77 #define CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET 44 78 #define CAU_REG_SB_VAR_MEMORY_RT_OFFSET 45 79 #define CAU_REG_SB_VAR_MEMORY_RT_SIZE 1024 80 #define CAU_REG_SB_ADDR_MEMORY_RT_OFFSET 1069 81 #define CAU_REG_SB_ADDR_MEMORY_RT_SIZE 1024 82 #define CAU_REG_PI_MEMORY_RT_OFFSET 2093 83 #define CAU_REG_PI_MEMORY_RT_SIZE 4416 84 #define PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET 6509 85 #define PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET 6510 86 #define PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET 6511 87 #define PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET 6512 88 #define PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET 6513 89 #define PRS_REG_SEARCH_TCP_RT_OFFSET 6514 90 #define PRS_REG_SEARCH_FCOE_RT_OFFSET 6515 91 #define PRS_REG_SEARCH_ROCE_RT_OFFSET 6516 92 #define PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET 6517 93 #define PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET 6518 94 #define PRS_REG_SEARCH_OPENFLOW_RT_OFFSET 6519 95 #define PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET 6520 96 #define PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET 6521 97 #define PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET 6522 98 #define PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET 6523 99 #define PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET 6524 100 #define SRC_REG_FIRSTFREE_RT_OFFSET 6525 101 #define SRC_REG_FIRSTFREE_RT_SIZE 2 102 #define SRC_REG_LASTFREE_RT_OFFSET 6527 103 #define SRC_REG_LASTFREE_RT_SIZE 2 104 #define SRC_REG_COUNTFREE_RT_OFFSET 6529 105 #define SRC_REG_NUMBER_HASH_BITS_RT_OFFSET 6530 106 #define PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET 6531 107 #define PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET 6532 108 #define PSWRQ2_REG_TM_P_SIZE_RT_OFFSET 6533 109 #define PSWRQ2_REG_QM_P_SIZE_RT_OFFSET 6534 110 #define PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET 6535 111 #define PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET 6536 112 #define PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET 6537 113 #define PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET 6538 114 #define PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET 6539 115 #define PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET 6540 116 #define PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET 6541 117 #define PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET 6542 118 #define PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET 6543 119 #define PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET 6544 120 #define PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET 6545 121 #define PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET 6546 122 #define PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET 6547 123 #define PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET 6548 124 #define PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET 6549 125 #define PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET 6550 126 #define PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET 6551 127 #define PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET 6552 128 #define PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET 6553 129 #define PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET 6554 130 #define PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET 6555 131 #define PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET 6556 132 #define PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET 6557 133 #define PSWRQ2_REG_VF_BASE_RT_OFFSET 6558 134 #define PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET 6559 135 #define PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET 6560 136 #define PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET 6561 137 #define PSWRQ2_REG_TGSRC_FIRST_ILT_RT_OFFSET 6562 138 #define PSWRQ2_REG_RGSRC_FIRST_ILT_RT_OFFSET 6563 139 #define PSWRQ2_REG_TGSRC_LAST_ILT_RT_OFFSET 6564 140 #define PSWRQ2_REG_RGSRC_LAST_ILT_RT_OFFSET 6565 141 #define PSWRQ2_REG_ILT_MEMORY_RT_OFFSET 6566 142 #define PSWRQ2_REG_ILT_MEMORY_RT_SIZE 26414 143 #define PGLUE_REG_B_VF_BASE_RT_OFFSET 32980 144 #define PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET 32981 145 #define PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET 32982 146 #define PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET 32983 147 #define PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET 32984 148 #define PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET 32985 149 #define PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET 32986 150 #define TM_REG_VF_ENABLE_CONN_RT_OFFSET 32987 151 #define TM_REG_PF_ENABLE_CONN_RT_OFFSET 32988 152 #define TM_REG_PF_ENABLE_TASK_RT_OFFSET 32989 153 #define TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET 32990 154 #define TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET 32991 155 #define TM_REG_CONFIG_CONN_MEM_RT_OFFSET 32992 156 #define TM_REG_CONFIG_CONN_MEM_RT_SIZE 416 157 #define TM_REG_CONFIG_TASK_MEM_RT_OFFSET 33408 158 #define TM_REG_CONFIG_TASK_MEM_RT_SIZE 608 159 #define QM_REG_MAXPQSIZE_0_RT_OFFSET 34016 160 #define QM_REG_MAXPQSIZE_1_RT_OFFSET 34017 161 #define QM_REG_MAXPQSIZE_2_RT_OFFSET 34018 162 #define QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET 34019 163 #define QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET 34020 164 #define QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET 34021 165 #define QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET 34022 166 #define QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET 34023 167 #define QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET 34024 168 #define QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET 34025 169 #define QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET 34026 170 #define QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET 34027 171 #define QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET 34028 172 #define QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET 34029 173 #define QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET 34030 174 #define QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET 34031 175 #define QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET 34032 176 #define QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET 34033 177 #define QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET 34034 178 #define QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET 34035 179 #define QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET 34036 180 #define QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET 34037 181 #define QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET 34038 182 #define QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET 34039 183 #define QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET 34040 184 #define QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET 34041 185 #define QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET 34042 186 #define QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET 34043 187 #define QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET 34044 188 #define QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET 34045 189 #define QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET 34046 190 #define QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET 34047 191 #define QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET 34048 192 #define QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET 34049 193 #define QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET 34050 194 #define QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET 34051 195 #define QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET 34052 196 #define QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET 34053 197 #define QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET 34054 198 #define QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET 34055 199 #define QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET 34056 200 #define QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET 34057 201 #define QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET 34058 202 #define QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET 34059 203 #define QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET 34060 204 #define QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET 34061 205 #define QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET 34062 206 #define QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET 34063 207 #define QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET 34064 208 #define QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET 34065 209 #define QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET 34066 210 #define QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET 34067 211 #define QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET 34068 212 #define QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET 34069 213 #define QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET 34070 214 #define QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET 34071 215 #define QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET 34072 216 #define QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET 34073 217 #define QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET 34074 218 #define QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET 34075 219 #define QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET 34076 220 #define QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET 34077 221 #define QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET 34078 222 #define QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET 34079 223 #define QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET 34080 224 #define QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET 34081 225 #define QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET 34082 226 #define QM_REG_BASEADDROTHERPQ_RT_OFFSET 34083 227 #define QM_REG_BASEADDROTHERPQ_RT_SIZE 128 228 #define QM_REG_PTRTBLOTHER_RT_OFFSET 34211 229 #define QM_REG_PTRTBLOTHER_RT_SIZE 256 230 #define QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET 34467 231 #define QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET 34468 232 #define QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET 34469 233 #define QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET 34470 234 #define QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET 34471 235 #define QM_REG_WRROTHERPQGRP_0_RT_OFFSET 34472 236 #define QM_REG_WRROTHERPQGRP_1_RT_OFFSET 34473 237 #define QM_REG_WRROTHERPQGRP_2_RT_OFFSET 34474 238 #define QM_REG_WRROTHERPQGRP_3_RT_OFFSET 34475 239 #define QM_REG_WRROTHERPQGRP_4_RT_OFFSET 34476 240 #define QM_REG_WRROTHERPQGRP_5_RT_OFFSET 34477 241 #define QM_REG_WRROTHERPQGRP_6_RT_OFFSET 34478 242 #define QM_REG_WRROTHERPQGRP_7_RT_OFFSET 34479 243 #define QM_REG_WRROTHERPQGRP_8_RT_OFFSET 34480 244 #define QM_REG_WRROTHERPQGRP_9_RT_OFFSET 34481 245 #define QM_REG_WRROTHERPQGRP_10_RT_OFFSET 34482 246 #define QM_REG_WRROTHERPQGRP_11_RT_OFFSET 34483 247 #define QM_REG_WRROTHERPQGRP_12_RT_OFFSET 34484 248 #define QM_REG_WRROTHERPQGRP_13_RT_OFFSET 34485 249 #define QM_REG_WRROTHERPQGRP_14_RT_OFFSET 34486 250 #define QM_REG_WRROTHERPQGRP_15_RT_OFFSET 34487 251 #define QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET 34488 252 #define QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET 34489 253 #define QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET 34490 254 #define QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET 34491 255 #define QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET 34492 256 #define QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET 34493 257 #define QM_REG_PQTX2PF_0_RT_OFFSET 34494 258 #define QM_REG_PQTX2PF_1_RT_OFFSET 34495 259 #define QM_REG_PQTX2PF_2_RT_OFFSET 34496 260 #define QM_REG_PQTX2PF_3_RT_OFFSET 34497 261 #define QM_REG_PQTX2PF_4_RT_OFFSET 34498 262 #define QM_REG_PQTX2PF_5_RT_OFFSET 34499 263 #define QM_REG_PQTX2PF_6_RT_OFFSET 34500 264 #define QM_REG_PQTX2PF_7_RT_OFFSET 34501 265 #define QM_REG_PQTX2PF_8_RT_OFFSET 34502 266 #define QM_REG_PQTX2PF_9_RT_OFFSET 34503 267 #define QM_REG_PQTX2PF_10_RT_OFFSET 34504 268 #define QM_REG_PQTX2PF_11_RT_OFFSET 34505 269 #define QM_REG_PQTX2PF_12_RT_OFFSET 34506 270 #define QM_REG_PQTX2PF_13_RT_OFFSET 34507 271 #define QM_REG_PQTX2PF_14_RT_OFFSET 34508 272 #define QM_REG_PQTX2PF_15_RT_OFFSET 34509 273 #define QM_REG_PQTX2PF_16_RT_OFFSET 34510 274 #define QM_REG_PQTX2PF_17_RT_OFFSET 34511 275 #define QM_REG_PQTX2PF_18_RT_OFFSET 34512 276 #define QM_REG_PQTX2PF_19_RT_OFFSET 34513 277 #define QM_REG_PQTX2PF_20_RT_OFFSET 34514 278 #define QM_REG_PQTX2PF_21_RT_OFFSET 34515 279 #define QM_REG_PQTX2PF_22_RT_OFFSET 34516 280 #define QM_REG_PQTX2PF_23_RT_OFFSET 34517 281 #define QM_REG_PQTX2PF_24_RT_OFFSET 34518 282 #define QM_REG_PQTX2PF_25_RT_OFFSET 34519 283 #define QM_REG_PQTX2PF_26_RT_OFFSET 34520 284 #define QM_REG_PQTX2PF_27_RT_OFFSET 34521 285 #define QM_REG_PQTX2PF_28_RT_OFFSET 34522 286 #define QM_REG_PQTX2PF_29_RT_OFFSET 34523 287 #define QM_REG_PQTX2PF_30_RT_OFFSET 34524 288 #define QM_REG_PQTX2PF_31_RT_OFFSET 34525 289 #define QM_REG_PQTX2PF_32_RT_OFFSET 34526 290 #define QM_REG_PQTX2PF_33_RT_OFFSET 34527 291 #define QM_REG_PQTX2PF_34_RT_OFFSET 34528 292 #define QM_REG_PQTX2PF_35_RT_OFFSET 34529 293 #define QM_REG_PQTX2PF_36_RT_OFFSET 34530 294 #define QM_REG_PQTX2PF_37_RT_OFFSET 34531 295 #define QM_REG_PQTX2PF_38_RT_OFFSET 34532 296 #define QM_REG_PQTX2PF_39_RT_OFFSET 34533 297 #define QM_REG_PQTX2PF_40_RT_OFFSET 34534 298 #define QM_REG_PQTX2PF_41_RT_OFFSET 34535 299 #define QM_REG_PQTX2PF_42_RT_OFFSET 34536 300 #define QM_REG_PQTX2PF_43_RT_OFFSET 34537 301 #define QM_REG_PQTX2PF_44_RT_OFFSET 34538 302 #define QM_REG_PQTX2PF_45_RT_OFFSET 34539 303 #define QM_REG_PQTX2PF_46_RT_OFFSET 34540 304 #define QM_REG_PQTX2PF_47_RT_OFFSET 34541 305 #define QM_REG_PQTX2PF_48_RT_OFFSET 34542 306 #define QM_REG_PQTX2PF_49_RT_OFFSET 34543 307 #define QM_REG_PQTX2PF_50_RT_OFFSET 34544 308 #define QM_REG_PQTX2PF_51_RT_OFFSET 34545 309 #define QM_REG_PQTX2PF_52_RT_OFFSET 34546 310 #define QM_REG_PQTX2PF_53_RT_OFFSET 34547 311 #define QM_REG_PQTX2PF_54_RT_OFFSET 34548 312 #define QM_REG_PQTX2PF_55_RT_OFFSET 34549 313 #define QM_REG_PQTX2PF_56_RT_OFFSET 34550 314 #define QM_REG_PQTX2PF_57_RT_OFFSET 34551 315 #define QM_REG_PQTX2PF_58_RT_OFFSET 34552 316 #define QM_REG_PQTX2PF_59_RT_OFFSET 34553 317 #define QM_REG_PQTX2PF_60_RT_OFFSET 34554 318 #define QM_REG_PQTX2PF_61_RT_OFFSET 34555 319 #define QM_REG_PQTX2PF_62_RT_OFFSET 34556 320 #define QM_REG_PQTX2PF_63_RT_OFFSET 34557 321 #define QM_REG_PQOTHER2PF_0_RT_OFFSET 34558 322 #define QM_REG_PQOTHER2PF_1_RT_OFFSET 34559 323 #define QM_REG_PQOTHER2PF_2_RT_OFFSET 34560 324 #define QM_REG_PQOTHER2PF_3_RT_OFFSET 34561 325 #define QM_REG_PQOTHER2PF_4_RT_OFFSET 34562 326 #define QM_REG_PQOTHER2PF_5_RT_OFFSET 34563 327 #define QM_REG_PQOTHER2PF_6_RT_OFFSET 34564 328 #define QM_REG_PQOTHER2PF_7_RT_OFFSET 34565 329 #define QM_REG_PQOTHER2PF_8_RT_OFFSET 34566 330 #define QM_REG_PQOTHER2PF_9_RT_OFFSET 34567 331 #define QM_REG_PQOTHER2PF_10_RT_OFFSET 34568 332 #define QM_REG_PQOTHER2PF_11_RT_OFFSET 34569 333 #define QM_REG_PQOTHER2PF_12_RT_OFFSET 34570 334 #define QM_REG_PQOTHER2PF_13_RT_OFFSET 34571 335 #define QM_REG_PQOTHER2PF_14_RT_OFFSET 34572 336 #define QM_REG_PQOTHER2PF_15_RT_OFFSET 34573 337 #define QM_REG_RLGLBLPERIOD_0_RT_OFFSET 34574 338 #define QM_REG_RLGLBLPERIOD_1_RT_OFFSET 34575 339 #define QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET 34576 340 #define QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET 34577 341 #define QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET 34578 342 #define QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET 34579 343 #define QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET 34580 344 #define QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET 34581 345 #define QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET 34582 346 #define QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET 34583 347 #define QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET 34584 348 #define QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET 34585 349 #define QM_REG_RLGLBLINCVAL_RT_OFFSET 34586 350 #define QM_REG_RLGLBLINCVAL_RT_SIZE 256 351 #define QM_REG_RLGLBLUPPERBOUND_RT_OFFSET 34842 352 #define QM_REG_RLGLBLUPPERBOUND_RT_SIZE 256 353 #define QM_REG_RLGLBLCRD_RT_OFFSET 35098 354 #define QM_REG_RLGLBLCRD_RT_SIZE 256 355 #define QM_REG_RLGLBLENABLE_RT_OFFSET 35354 356 #define QM_REG_RLPFPERIOD_RT_OFFSET 35355 357 #define QM_REG_RLPFPERIODTIMER_RT_OFFSET 35356 358 #define QM_REG_RLPFINCVAL_RT_OFFSET 35357 359 #define QM_REG_RLPFINCVAL_RT_SIZE 16 360 #define QM_REG_RLPFUPPERBOUND_RT_OFFSET 35373 361 #define QM_REG_RLPFUPPERBOUND_RT_SIZE 16 362 #define QM_REG_RLPFCRD_RT_OFFSET 35389 363 #define QM_REG_RLPFCRD_RT_SIZE 16 364 #define QM_REG_RLPFENABLE_RT_OFFSET 35405 365 #define QM_REG_RLPFVOQENABLE_RT_OFFSET 35406 366 #define QM_REG_WFQPFWEIGHT_RT_OFFSET 35407 367 #define QM_REG_WFQPFWEIGHT_RT_SIZE 16 368 #define QM_REG_WFQPFUPPERBOUND_RT_OFFSET 35423 369 #define QM_REG_WFQPFUPPERBOUND_RT_SIZE 16 370 #define QM_REG_WFQPFCRD_RT_OFFSET 35439 371 #define QM_REG_WFQPFCRD_RT_SIZE 256 372 #define QM_REG_WFQPFENABLE_RT_OFFSET 35695 373 #define QM_REG_WFQVPENABLE_RT_OFFSET 35696 374 #define QM_REG_BASEADDRTXPQ_RT_OFFSET 35697 375 #define QM_REG_BASEADDRTXPQ_RT_SIZE 512 376 #define QM_REG_TXPQMAP_RT_OFFSET 36209 377 #define QM_REG_TXPQMAP_RT_SIZE 512 378 #define QM_REG_WFQVPWEIGHT_RT_OFFSET 36721 379 #define QM_REG_WFQVPWEIGHT_RT_SIZE 512 380 #define QM_REG_WFQVPCRD_RT_OFFSET 37233 381 #define QM_REG_WFQVPCRD_RT_SIZE 512 382 #define QM_REG_WFQVPMAP_RT_OFFSET 37745 383 #define QM_REG_WFQVPMAP_RT_SIZE 512 384 #define QM_REG_PTRTBLTX_RT_OFFSET 38257 385 #define QM_REG_PTRTBLTX_RT_SIZE 1024 386 #define QM_REG_WFQPFCRD_MSB_RT_OFFSET 39281 387 #define QM_REG_WFQPFCRD_MSB_RT_SIZE 320 388 #define QM_REG_VOQCRDLINE_RT_OFFSET 39601 389 #define QM_REG_VOQCRDLINE_RT_SIZE 36 390 #define QM_REG_VOQINITCRDLINE_RT_OFFSET 39637 391 #define QM_REG_VOQINITCRDLINE_RT_SIZE 36 392 #define QM_REG_RLPFVOQENABLE_MSB_RT_OFFSET 39673 393 #define NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET 39674 394 #define NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET 39675 395 #define NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET 39676 396 #define NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET 39677 397 #define NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET 39678 398 #define NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET 39679 399 #define NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET 39680 400 #define NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET 39681 401 #define NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE 4 402 #define NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET 39685 403 #define NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE 4 404 #define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET 39689 405 #define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE 32 406 #define NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET 39721 407 #define NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE 16 408 #define NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET 39737 409 #define NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE 16 410 #define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET 39753 411 #define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE 16 412 #define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET 39769 413 #define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE 16 414 #define NIG_REG_TX_EDPM_CTRL_RT_OFFSET 39785 415 #define NIG_REG_ROCE_DUPLICATE_TO_HOST_RT_OFFSET 39786 416 #define NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET 39787 417 #define NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE 8 418 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_OFFSET 39795 419 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_SIZE 1024 420 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_OFFSET 40819 421 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_SIZE 512 422 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_OFFSET 41331 423 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_SIZE 512 424 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET 41843 425 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE 512 426 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_OFFSET 42355 427 #define NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_SIZE 512 428 #define NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_OFFSET 42867 429 #define NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_SIZE 32 430 #define CDU_REG_CID_ADDR_PARAMS_RT_OFFSET 42899 431 #define CDU_REG_SEGMENT0_PARAMS_RT_OFFSET 42900 432 #define CDU_REG_SEGMENT1_PARAMS_RT_OFFSET 42901 433 #define CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET 42902 434 #define CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET 42903 435 #define CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET 42904 436 #define CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET 42905 437 #define CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET 42906 438 #define CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET 42907 439 #define CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET 42908 440 #define CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET 42909 441 #define CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET 42910 442 #define CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET 42911 443 #define PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET 42912 444 #define PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET 42913 445 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET 42914 446 #define PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET 42915 447 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET 42916 448 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET 42917 449 #define PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET 42918 450 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET 42919 451 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET 42920 452 #define PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET 42921 453 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET 42922 454 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET 42923 455 #define PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET 42924 456 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET 42925 457 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET 42926 458 #define PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET 42927 459 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET 42928 460 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET 42929 461 #define PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET 42930 462 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET 42931 463 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET 42932 464 #define PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET 42933 465 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET 42934 466 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET 42935 467 #define PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET 42936 468 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET 42937 469 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET 42938 470 #define PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET 42939 471 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET 42940 472 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET 42941 473 #define PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET 42942 474 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET 42943 475 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET 42944 476 #define PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET 42945 477 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET 42946 478 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET 42947 479 #define PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET 42948 480 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET 42949 481 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET 42950 482 #define PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET 42951 483 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET 42952 484 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET 42953 485 #define PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET 42954 486 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET 42955 487 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET 42956 488 #define PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET 42957 489 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET 42958 490 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET 42959 491 #define PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET 42960 492 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET 42961 493 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET 42962 494 #define PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET 42963 495 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET 42964 496 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET 42965 497 #define PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET 42966 498 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET 42967 499 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET 42968 500 #define PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET 42969 501 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET 42970 502 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET 42971 503 #define PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET 42972 504 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET 42973 505 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ20_RT_OFFSET 42974 506 #define PBF_REG_BTB_GUARANTEED_VOQ20_RT_OFFSET 42975 507 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ20_RT_OFFSET 42976 508 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ21_RT_OFFSET 42977 509 #define PBF_REG_BTB_GUARANTEED_VOQ21_RT_OFFSET 42978 510 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ21_RT_OFFSET 42979 511 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ22_RT_OFFSET 42980 512 #define PBF_REG_BTB_GUARANTEED_VOQ22_RT_OFFSET 42981 513 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ22_RT_OFFSET 42982 514 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ23_RT_OFFSET 42983 515 #define PBF_REG_BTB_GUARANTEED_VOQ23_RT_OFFSET 42984 516 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ23_RT_OFFSET 42985 517 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ24_RT_OFFSET 42986 518 #define PBF_REG_BTB_GUARANTEED_VOQ24_RT_OFFSET 42987 519 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ24_RT_OFFSET 42988 520 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ25_RT_OFFSET 42989 521 #define PBF_REG_BTB_GUARANTEED_VOQ25_RT_OFFSET 42990 522 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ25_RT_OFFSET 42991 523 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ26_RT_OFFSET 42992 524 #define PBF_REG_BTB_GUARANTEED_VOQ26_RT_OFFSET 42993 525 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ26_RT_OFFSET 42994 526 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ27_RT_OFFSET 42995 527 #define PBF_REG_BTB_GUARANTEED_VOQ27_RT_OFFSET 42996 528 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ27_RT_OFFSET 42997 529 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ28_RT_OFFSET 42998 530 #define PBF_REG_BTB_GUARANTEED_VOQ28_RT_OFFSET 42999 531 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ28_RT_OFFSET 43000 532 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ29_RT_OFFSET 43001 533 #define PBF_REG_BTB_GUARANTEED_VOQ29_RT_OFFSET 43002 534 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ29_RT_OFFSET 43003 535 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ30_RT_OFFSET 43004 536 #define PBF_REG_BTB_GUARANTEED_VOQ30_RT_OFFSET 43005 537 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ30_RT_OFFSET 43006 538 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ31_RT_OFFSET 43007 539 #define PBF_REG_BTB_GUARANTEED_VOQ31_RT_OFFSET 43008 540 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ31_RT_OFFSET 43009 541 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ32_RT_OFFSET 43010 542 #define PBF_REG_BTB_GUARANTEED_VOQ32_RT_OFFSET 43011 543 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ32_RT_OFFSET 43012 544 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ33_RT_OFFSET 43013 545 #define PBF_REG_BTB_GUARANTEED_VOQ33_RT_OFFSET 43014 546 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ33_RT_OFFSET 43015 547 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ34_RT_OFFSET 43016 548 #define PBF_REG_BTB_GUARANTEED_VOQ34_RT_OFFSET 43017 549 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ34_RT_OFFSET 43018 550 #define PBF_REG_YCMD_QS_NUM_LINES_VOQ35_RT_OFFSET 43019 551 #define PBF_REG_BTB_GUARANTEED_VOQ35_RT_OFFSET 43020 552 #define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ35_RT_OFFSET 43021 553 #define XCM_REG_CON_PHY_Q3_RT_OFFSET 43022 554 555 #define RUNTIME_ARRAY_SIZE 43023 556 557 /* Init Callbacks */ 558 #define DMAE_READY_CB 0 559 560 #endif /* __RT_DEFS_H__ */ 561