Searched refs:PromotedType (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 1063 EVT PromotedType = Op1Promoted.getValueType(); in PromoteIntRes_ADDSUBSHLSAT() local
1064 unsigned NewBits = PromotedType.getScalarSizeInBits(); in PromoteIntRes_ADDSUBSHLSAT()
1068 SDValue SatMax = DAG.getConstant(MaxVal, dl, PromotedType); in PromoteIntRes_ADDSUBSHLSAT()
1070 matcher.getNode(ISD::ADD, dl, PromotedType, Op1Promoted, Op2Promoted); in PromoteIntRes_ADDSUBSHLSAT()
1071 return matcher.getNode(ISD::UMIN, dl, PromotedType, Add, SatMax); in PromoteIntRes_ADDSUBSHLSAT()
1076 return matcher.getNode(ISD::USUBSAT, dl, PromotedType, Op1Promoted, in PromoteIntRes_ADDSUBSHLSAT()
1081 if (IsShift || matcher.isOperationLegal(Opcode, PromotedType)) { in PromoteIntRes_ADDSUBSHLSAT()
1099 DAG.getShiftAmountConstant(SHLAmount, PromotedType, dl); in PromoteIntRes_ADDSUBSHLSAT()
1101 DAG.getNode(ISD::SHL, dl, PromotedType, Op1Promoted, ShiftAmount); in PromoteIntRes_ADDSUBSHLSAT()
1104 matcher.getNode(ISD::SHL, dl, PromotedType, Op2Promoted, ShiftAmount); in PromoteIntRes_ADDSUBSHLSAT()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 7646 Type *PromotedType = getTransitionType(); in isProfitableToPromote() local
7665 TTI.getVectorInstrCost(*Transition, PromotedType, CostKind, Index); in isProfitableToPromote()
7683 VectorCost += TTI.getArithmeticInstrCost(Inst->getOpcode(), PromotedType, in isProfitableToPromote()
|
| /freebsd/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaDecl.cpp | 3375 QualType PromotedType; member
4228 << Warnings[Warn].PromotedType in MergeFunctionDecl()
|