Searched refs:PairVT (Results 1 – 2 of 2) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 14411 EVT PairVT = SubVT.getDoubleNumVectorElementsVT(*DAG.getContext()); in LowerCONCAT_VECTORS() local
14413 DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), PairVT, V1, V2); in LowerCONCAT_VECTORS()
17898 EVT PairVT = ExtVT0.getDoubleNumVectorElementsVT(*DAG.getContext()); in performUADDVZextCombine() local
17900 DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(A), PairVT, Ext0, Ext1); in performUADDVZextCombine()
27824 EVT PairVT = SrcVT.getDoubleNumVectorElementsVT(*DAG.getContext()); in LowerFixedLengthConcatVectorsToSVE() local
27826 Ops.push_back(DAG.getNode(ISD::CONCAT_VECTORS, DL, PairVT, in LowerFixedLengthConcatVectorsToSVE()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 20916 EVT PairVT = EVT::getIntegerVT(Context, ElementSizeBytes * 8 * 2); in tryStoreMergeOfLoads() local
20918 (hasOperation(ISD::ROTL, PairVT) || in tryStoreMergeOfLoads()
20919 hasOperation(ISD::ROTR, PairVT))) { in tryStoreMergeOfLoads()
|