Home
last modified time | relevance | path

Searched refs:PCLK_TIMER (Results 1 – 24 of 24) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/timer/
H A Drockchip,rk-timer.txt25 clocks = <&xin24m>, <&cru PCLK_TIMER>;
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Drk3036-cru.h72 #define PCLK_TIMER 353 macro
H A Drk3128-cru.h113 #define PCLK_TIMER 353 macro
H A Drk3228-cru.h112 #define PCLK_TIMER 353 macro
H A Drv1108-cru.h121 #define PCLK_TIMER 270 macro
H A Drk3308-cru.h191 #define PCLK_TIMER 212 macro
H A Drk3328-cru.h146 #define PCLK_TIMER 215 macro
H A Drk3288-cru.h145 #define PCLK_TIMER 353 macro
H A Dpx30-cru.h168 #define PCLK_TIMER 345 macro
H A Drockchip,rv1126-cru.h328 #define PCLK_TIMER 267 macro
H A Drockchip,rk3576-cru.h245 #define PCLK_TIMER 227 macro
H A Drockchip,rk3588-cru.h234 #define PCLK_TIMER 219 macro
H A Drk3568-cru.h428 #define PCLK_TIMER 364 macro
/freebsd/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3128.dtsi629 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;
637 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER1>;
645 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER2>;
653 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER3>;
661 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER4>;
669 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER5>;
H A Drv1126.dtsi543 clocks = <&cru PCLK_TIMER>, <&cru CLK_TIMER0>;
H A Drk3036.dtsi430 clocks = <&cru PCLK_TIMER>, <&xin24m>;
H A Drv1108.dtsi292 clocks = <&cru PCLK_TIMER>, <&xin24m>;
H A Drk322x.dtsi484 clocks = <&cru PCLK_TIMER>, <&xin24m>;
H A Drk3288.dtsi208 clocks = <&cru PCLK_TIMER>, <&xin24m>;
/freebsd/sys/dev/clk/rockchip/
H A Drk3328_cru.c192 #define PCLK_TIMER 215 macro
432 GATE(PCLK_TIMER, "pclk_timer0", "pclk_bus", 16, 3),
H A Drk3288_cru.c255 GATE(PCLK_TIMER, "pclk_timer", "pclk_cpu", 10, 1),
H A Drk3568_cru.c1327 GATE(PCLK_TIMER, "pclk_timer", "pclk_bus", 32, 3),
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3308.dtsi548 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;
H A Dpx30.dtsi758 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;