Home
last modified time | relevance | path

Searched refs:OtherVT (Results 1 – 25 of 54) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td165 def brtarget : Operand<OtherVT>;
348 def COND_OEQ : PatFrags<(ops), [(OtherVT SETOEQ), (OtherVT SETEQ)]>;
349 def COND_ONE : PatFrags<(ops), [(OtherVT SETONE), (OtherVT SETNE)]>;
350 def COND_OGT : PatFrags<(ops), [(OtherVT SETOGT), (OtherVT SETGT)]>;
351 def COND_OGE : PatFrags<(ops), [(OtherVT SETOGE), (OtherVT SETGE)]>;
352 def COND_OLT : PatFrags<(ops), [(OtherVT SETOLT), (OtherVT SETLT)]>;
353 def COND_OLE : PatFrags<(ops), [(OtherVT SETOLE), (OtherVT SETLE)]>;
354 def COND_O : PatFrags<(ops), [(OtherVT SETO)]>;
355 def COND_UO : PatFrags<(ops), [(OtherVT SETUO)]>;
361 def COND_UEQ : PatFrag<(ops), (OtherVT SETUEQ)>;
[all …]
H A DAMDGPUInstrInfo.td46 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>]
50 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>]
54 [SDTCisVT<0, i1>, SDTCisVT<1, OtherVT>]
221 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
371 SDTCisVT<0, OtherVT>
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaOperands.td228 def brtarget : Operand<OtherVT> {
236 def jumptarget : Operand<OtherVT> {
244 def ltarget : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrInfo.td71 /* Dest */ SDTCisVT<0, OtherVT>,
364 def MxAS8 : MxMemOp<(ops OtherVT), MxSize8, "B", "printAS8Mem", MxAddr8>;
365 def MxAS16 : MxMemOp<(ops OtherVT), MxSize16, "B", "printAS16Mem", MxAddr16>;
366 def MxAS32 : MxMemOp<(ops OtherVT), MxSize32, "B", "printAS32Mem", MxAddr32>;
374 def MxAL8 : MxMemOp<(ops OtherVT), MxSize8, "b", "printAL8Mem", MxAddr8>;
375 def MxAL16 : MxMemOp<(ops OtherVT), MxSize16, "b", "printAL16Mem", MxAddr16>;
376 def MxAL32 : MxMemOp<(ops OtherVT), MxSize32, "b", "printAL32Mem", MxAddr32>;
429 class MxBrTargetOperand<int N> : Operand<OtherVT> {
434 // Branch targets have OtherVT type and print as pc-relative values.
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZOperands.td563 def brtarget16 : PCRelOperand<OtherVT, PCRel16> {
567 def brtarget32 : PCRelOperand<OtherVT, PCRel32> {
573 def brtarget12bpp : PCRelOperand<OtherVT, PCRel12> {
577 def brtarget16bpp : PCRelOperand<OtherVT, PCRel16> {
581 def brtarget24bpp : PCRelOperand<OtherVT, PCRel24> {
589 def brtarget16tls : PCRelTLSOperand<OtherVT, PCRelTLS16> {
594 def brtarget32tls : PCRelTLSOperand<OtherVT, PCRelTLS32> {
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonDepOperands.td32 def b13_2Imm : Operand<OtherVT> { let ParserMatchClass = b13_2ImmOperand; let DecoderMethod = "brta…
35 def b15_2Imm : Operand<OtherVT> { let ParserMatchClass = b15_2ImmOperand; let DecoderMethod = "brta…
41 def b30_2Imm : Operand<OtherVT> { let ParserMatchClass = b30_2ImmOperand; let DecoderMethod = "brta…
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrOperands.td174 def brtarget : BranchTargetOperand<OtherVT>;
175 def brtarget8 : BranchTargetOperand<OtherVT>;
176 def brtarget16 : BranchTargetOperand<OtherVT> {
179 def brtarget32 : BranchTargetOperand<OtherVT>;
H A DX86InstrFragments.td50 [SDTCisVT<0, OtherVT>,
100 def SDTX86RepStr : SDTypeProfile<0, 1, [SDTCisVT<0, OtherVT>]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoZc.td61 def reglist : RISCVOp<OtherVT> {
77 def stackadj : RISCVOp<OtherVT> {
89 def negstackadj : RISCVOp<OtherVT> {
H A DRISCVInstrInfoXqccmp.td36 def reglist_s0 : RISCVOp<OtherVT> {
H A DRISCVInstrInfo.td35 SDTCisVT<3, OtherVT>,
39 SDTCisVT<2, OtherVT>,
40 SDTCisVT<3, OtherVT>]>;
344 class BareSImm13Lsb0MaybeSym : Operand<OtherVT> {
394 def simm21_lsb0_jal : Operand<OtherVT>,
H A DRISCVInstrInfoC.td141 def bare_simm9_lsb0 : Operand<OtherVT>,
205 def bare_simm12_lsb0 : Operand<OtherVT>,
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td108 def SDTOther : SDTypeProfile<1, 0, [SDTCisVT<0, OtherVT>]>; // for 'vt'.
181 SDTCisInt<0>, SDTCisFP<1>, SDTCisSameNumEltsAs<0, 1>, SDTCisVT<2, OtherVT>
193 SDTCisSameAs<0, 1>, SDTCisInt<0>, SDTCisVT<2, OtherVT>,
205 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
218 SDTCisVT<5, OtherVT>
222 SDTCisVT<0, OtherVT>
226 SDTCisVT<0, OtherVT>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
230 SDTCisInt<0>, SDTCisVT<1, OtherVT>
238 SDTCisVT<0, OtherVT>, SDTCisVT<1, OtherVT>
242 SDTCisVT<0, OtherVT>
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVVPInstrInfo.td110 SDTCisVT<3, OtherVT>,
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCRegisterInfo.td814 def directbrtarget : Operand<OtherVT> {
821 def absdirectbrtarget : Operand<OtherVT> {
831 def condbrtarget : Operand<OtherVT> {
838 def abscondbrtarget : Operand<OtherVT> {
1038 def pred : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.td244 // Branch targets have OtherVT type.
245 def brtarget : Operand<OtherVT> {
252 def bprtarget : Operand<OtherVT> {
259 def bprtarget16 : Operand<OtherVT> {
266 def cbtarget : Operand<OtherVT> {
297 SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>, SDTCisVT<1, i32>]>;
299 SDTypeProfile<0, 3, [SDTCisVT<0, OtherVT>, SDTCisVT<1, i32>, SDTCisVT<2, i64>]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMicroMipsInstrInfo.td164 def jmptarget_mm : Operand<OtherVT> {
174 def brtarget7_mm : Operand<OtherVT> {
182 def brtarget10_mm : Operand<OtherVT> {
190 def brtarget_mm : Operand<OtherVT> {
H A DMips32r6InstrInfo.td37 def brtarget21 : Operand<OtherVT> {
45 def brtarget26 : Operand<OtherVT> {
53 def jmpoffset16 : Operand<OtherVT> {
H A DMicroMips32r6InstrInfo.td13 def brtarget21_mm : Operand<OtherVT> {
21 def brtarget26_mm : Operand<OtherVT> {
29 def brtargetr6 : Operand<OtherVT> {
37 def brtarget_lsl2_mm : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp306 EVT OtherVT = N->getValueType(OtherNo); in ScalarizeVecRes_UnaryOpWithTwoResults() local
307 if (getTypeAction(OtherVT) == TargetLowering::TypeScalarizeVector) { in ScalarizeVecRes_UnaryOpWithTwoResults()
310 SDValue OtherVal = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, OtherVT, in ScalarizeVecRes_UnaryOpWithTwoResults()
381 EVT OtherVT = N->getValueType(OtherNo); in ScalarizeVecRes_OverflowOp() local
382 if (getTypeAction(OtherVT) == TargetLowering::TypeScalarizeVector) { in ScalarizeVecRes_OverflowOp()
386 ISD::SCALAR_TO_VECTOR, DL, OtherVT, SDValue(ScalarNode, OtherNo)); in ScalarizeVecRes_OverflowOp()
1969 EVT OtherVT = N->getValueType(OtherNo); in SplitVecRes_OverflowOp() local
1970 if (getTypeAction(OtherVT) == TargetLowering::TypeSplitVector) { in SplitVecRes_OverflowOp()
1975 ISD::CONCAT_VECTORS, dl, OtherVT, in SplitVecRes_OverflowOp()
2682 EVT OtherVT = N->getValueType(OtherNo); in SplitVecRes_UnaryOpWithTwoResults() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.td31 def SDT_MSP430BrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>,
118 // Short jump targets have OtherVT type and are printed as pcrel imm values.
119 def jmptarget : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrThumb.td127 def t_brtarget : Operand<OtherVT> {
140 def thumb_br_target : Operand<OtherVT> {
159 def thumb_bcc_target : Operand<OtherVT> {
165 def thumb_cb_target : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCInstrFormats.td982 def btarget : BCTarget<OtherVT>;
988 class BranchTargetS<int BSz> : BCTargetSigned<OtherVT, BSz>;
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.td34 def SDT_LanaiBrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>,
90 def BrTarget : Operand<OtherVT> {
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.td170 def bb_op : Operand<OtherVT>;

123