Home
last modified time | relevance | path

Searched refs:OtherReg (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegAllocGreedy.cpp1254 Register OtherReg = Instr.getOperand(1).getReg(); in trySplitAroundHintReg() local
1255 if (OtherReg == Reg) { in trySplitAroundHintReg()
1256 OtherReg = Instr.getOperand(0).getReg(); in trySplitAroundHintReg()
1257 if (OtherReg == Reg) in trySplitAroundHintReg()
1264 OtherReg.isPhysical() ? OtherReg.asMCReg() : VRM->getPhys(OtherReg); in trySplitAroundHintReg()
2247 Register OtherReg = Instr.getOperand(0).getReg(); in collectHintInfo() local
2248 if (OtherReg == Reg) { in collectHintInfo()
2249 OtherReg = Instr.getOperand(1).getReg(); in collectHintInfo()
2250 if (OtherReg == Reg) in collectHintInfo()
2255 OtherReg.isPhysical() ? OtherReg.asMCReg() : VRM->getPhys(OtherReg); in collectHintInfo()
[all …]
H A DRegisterCoalescer.cpp4068 Register OtherSrcReg, OtherReg; in applyTerminalRule() local
4070 if (!isMoveInstr(*TRI, &Copy, OtherSrcReg, OtherReg, OtherSrcSubReg, in applyTerminalRule()
4073 if (OtherReg == SrcReg) in applyTerminalRule()
4074 OtherReg = OtherSrcReg; in applyTerminalRule()
4076 if (OtherReg.isPhysical() || isTerminalReg(OtherReg, MI, MRI)) in applyTerminalRule()
4079 if (LIS->getInterval(OtherReg).overlaps(DstLI)) { in applyTerminalRule()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyDebugValueManager.cpp150 Register OtherReg = DbgOp.getReg(); in getSinkableDebugValues() local
151 MachineInstr *OtherDef = MRI.getUniqueVRegDef(OtherReg); in getSinkableDebugValues()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.cpp164 Register OtherReg = in getRegAllocationHints() local
166 if (MRI->getRegClass(OtherReg) == &SystemZ::GRX32BitRegClass) in getRegAllocationHints()
167 Worklist.push_back(OtherReg); in getRegAllocationHints()
H A DSystemZShortenInst.cpp90 Register OtherReg = TRI->getSubReg(GR64BitReg, otherSubRegIdx); in shortenIIF() local
91 if (!LiveRegs.available(OtherReg)) in shortenIIF()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMBaseRegisterInfo.cpp401 Register OtherReg = Hint.second; in updateRegAllocHint() local
402 Hint = MRI->getRegAllocationHint(OtherReg); in updateRegAllocHint()
405 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint()
411 OtherReg); in updateRegAllocHint()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp1199 &Optimized](Register &Reg, Register &OtherReg, in emitSelect()
1217 std::swap(Reg, OtherReg); in emitSelect()
1234 std::swap(Reg, OtherReg); in emitSelect()
1253 std::swap(Reg, OtherReg); in emitSelect()