Home
last modified time | relevance | path

Searched refs:OrigSrc0 (Results 1 – 1 of 1) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64AdvSIMDScalarPass.cpp204 Register OrigSrc0 = MI.getOperand(1).getReg(); in isProfitableToTransform() local
208 if (!MRI->def_empty(OrigSrc0)) { in isProfitableToTransform()
210 MRI->def_instr_begin(OrigSrc0); in isProfitableToTransform()
218 if (MOSrc0 && MRI->hasOneNonDBGUse(OrigSrc0)) in isProfitableToTransform()
296 Register OrigSrc0 = MI.getOperand(1).getReg(); in transformInstruction() local
301 if (!MRI->def_empty(OrigSrc0)) { in transformInstruction()
303 MRI->def_instr_begin(OrigSrc0); in transformInstruction()
313 if (MRI->hasOneNonDBGUse(OrigSrc0)) { in transformInstruction()
344 insertCopy(TII, MI, Src0, OrigSrc0, KillSrc0); in transformInstruction()