| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCTLSDynamicCall.cpp | 98 unsigned Opc1, Opc2; in processBlock() local
103 Opc1 = PPC::ADDItlsgdL; in processBlock()
107 Opc1 = PPC::ADDItlsldL; in processBlock()
111 Opc1 = PPC::ADDItlsgdL32; in processBlock()
115 Opc1 = PPC::ADDItlsldL32; in processBlock()
146 Opc1 = PPC::PADDI8pc; in processBlock()
270 Addi = BuildMI(MBB, I, DL, TII->get(Opc1), GPR3).addImm(0); in processBlock()
274 Addi = BuildMI(MBB, I, DL, TII->get(Opc1), GPR3).addReg(InReg); in processBlock()
|
| H A D | PPCISelDAGToDAG.cpp | 6240 unsigned Opc1, Opc2, Opc3; in Select() local
6244 Opc1 = PPC::VSPLTISB; in Select()
6249 Opc1 = PPC::VSPLTISH; in Select()
6255 Opc1 = PPC::VSPLTISW; in Select()
6269 SDNode *Tmp = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select()
6281 SDNode *Tmp1 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select()
6283 SDNode *Tmp2 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select()
6295 SDNode *Tmp1 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select()
6297 SDNode *Tmp2 = CurDAG->getMachineNode(Opc1, dl, VT, EltVal); in Select()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | Mips16ISelLowering.h | 56 MachineBasicBlock *emitSeliT16(unsigned Opc1, unsigned Opc2,
60 MachineBasicBlock *emitSelT16(unsigned Opc1, unsigned Opc2,
|
| H A D | Mips16ISelLowering.cpp | 577 Mips16TargetLowering::emitSelT16(unsigned Opc1, unsigned Opc2, MachineInstr &MI, in emitSelT16() argument
615 BuildMI(BB, DL, TII->get(Opc1)).addMBB(sinkMBB); in emitSelT16()
642 Mips16TargetLowering::emitSeliT16(unsigned Opc1, unsigned Opc2, in emitSeliT16() argument
681 BuildMI(BB, DL, TII->get(Opc1)).addMBB(sinkMBB); in emitSeliT16()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNCreateVOPD.cpp | 60 unsigned Opc1 = FirstMI->getOpcode(); in doReplace() local
64 int NewOpcode = AMDGPU::getVOPDFull(AMDGPU::getVOPDOpcode(Opc1, CI.IsVOPD3), in doReplace()
|
| H A D | GCNHazardRecognizer.cpp | 2355 unsigned Opc1 = MI1->getOpcode(); in checkMAIHazards90A() local
2359 (!ST.hasGFX940Insts() && SIInstrInfo::isDGEMM(Opc1))) { in checkMAIHazards90A()
2364 (Opc1 == AMDGPU::V_MFMA_F64_4X4X4F64_e64 || in checkMAIHazards90A()
2365 Opc1 == AMDGPU::V_MFMA_F64_4X4X4F64_vgprcd_e64)) in checkMAIHazards90A()
2371 switch (Opc1) { in checkMAIHazards90A()
2430 switch (Opc1) { in checkMAIHazards90A()
|
| H A D | SIInstrInfo.cpp | 85 unsigned Opc1 = N1->getMachineOpcode(); in nodesHaveSameOperandValue() local
88 int Op1Idx = AMDGPU::getNamedOperandIdx(Opc1, OpName); in nodesHaveSameOperandValue()
243 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() local
246 if (!get(Opc0).mayLoad() || !get(Opc1).mayLoad()) in areLoadsFromSameBasePtr()
250 if (!get(Opc0).getNumDefs() || !get(Opc1).getNumDefs()) in areLoadsFromSameBasePtr()
253 if (isDS(Opc0) && isDS(Opc1)) { in areLoadsFromSameBasePtr()
267 int Offset1Idx = AMDGPU::getNamedOperandIdx(Opc1, AMDGPU::OpName::offset); in areLoadsFromSameBasePtr()
276 Offset1Idx -= get(Opc1).NumDefs; in areLoadsFromSameBasePtr()
282 if (isSMRD(Opc0) && isSMRD(Opc1)) { in areLoadsFromSameBasePtr()
285 !AMDGPU::hasNamedOperand(Opc1, AMDGPU::OpName::sbase)) in areLoadsFromSameBasePtr()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86EncodingOptimization.cpp | 204 unsigned Opc1; in optimizeVPCMPWithImmediateOneOrSix() local
208 Opc1 = X86::TO1; \ in optimizeVPCMPWithImmediateOneOrSix()
280 NewOpc = Opc1; in optimizeVPCMPWithImmediateOneOrSix()
|
| /freebsd/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
| H A D | ContainerModeling.cpp | 131 BinaryOperator::Opcode Opc1,
974 BinaryOperator::Opcode Opc1, in invalidateIteratorPositions() argument
978 return compare(State, Pos.getOffset(), Offset1, Opc1) && in invalidateIteratorPositions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineVectorOps.cpp | 2371 BinaryOperator::BinaryOps Opc1 = B1->getOpcode(); in foldSelectShuffle() local
2373 if (ConstantsAreOp1 && Opc0 != Opc1) { in foldSelectShuffle()
2377 if (Opc0 == Instruction::Shl || Opc1 == Instruction::Shl) in foldSelectShuffle()
2385 Opc1 = AltB1.Opcode; in foldSelectShuffle()
2390 if (Opc0 != Opc1 || !C0 || !C1) in foldSelectShuffle()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 26381 unsigned IntrWithRoundingModeOpcode = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26402 Opc = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26414 unsigned IntrWithRoundingModeOpcode = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26436 Opc = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26457 unsigned IntrWithRoundingModeOpcode = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26490 unsigned IntrWithRoundingModeOpcode = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26516 Opc = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26528 unsigned IntrWithRoundingModeOpcode = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
26577 NewOp = DAG.getNode(IntrData->Opc1, dl, VT, Src1, Src2, in LowerINTRINSIC_WO_CHAIN()
26594 Opc = IntrData->Opc1; in LowerINTRINSIC_WO_CHAIN()
[all …]
|
| H A D | X86IntrinsicsInfo.h | 86 uint16_t Opc1; member
|
| H A D | X86InstrInfo.cpp | 8879 unsigned Opc1 = Load1->getMachineOpcode(); in shouldScheduleLoadsNear() local
8881 if (Opc1 != Opc2) in shouldScheduleLoadsNear()
8884 switch (Opc1) { in shouldScheduleLoadsNear()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 405 unsigned Opc1 = Is64Bit ? AArch64::MOVi64imm : AArch64::MOVi32imm; in materializeFP() local
410 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, MIMD, TII.get(Opc1), TmpReg) in materializeFP()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 233 unsigned Opc1, unsigned Opc2, bool isExt);
7026 unsigned NumVec, unsigned Opc1, in SelectTable() argument
7029 unsigned Opc = MRI.getType(DstReg) == LLT::fixed_vector(8, 8) ? Opc1 : Opc2; in SelectTable()
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | ARM.cpp | 2770 Value *Opc1 = EmitScalarExpr(E->getArg(1)); in EmitARMBuiltinExpr() local
2779 return Builder.CreateCall(F, {Coproc, Opc1, Rt, Rt2, CRm}); in EmitARMBuiltinExpr()
2797 Value *Opc1 = EmitScalarExpr(E->getArg(1)); in EmitARMBuiltinExpr() local
2799 Value *RtAndRt2 = Builder.CreateCall(F, {Coproc, Opc1, CRm}); in EmitARMBuiltinExpr()
|