Home
last modified time | relevance | path

Searched refs:OpX (Results 1 – 9 of 9) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.cpp400 uint16_t OpX; member
778 int getVOPDFull(unsigned OpX, unsigned OpY, unsigned EncodingFamily, in getVOPDFull() argument
783 getVOPDInfoFromComponentOpcodes(OpX, OpY, EncodingFamily, VOPD3); in getVOPDFull()
790 const auto *OpX = getVOPDBaseFromComponent(Info->OpX); in getVOPDComponents() local
792 assert(OpX && OpY); in getVOPDComponents()
793 return {OpX->BaseVOP, OpY->BaseVOP}; in getVOPDComponents()
952 VOPD::InstInfo getVOPDInstInfo(const MCInstrDesc &OpX, const MCInstrDesc &OpY) { in getVOPDInstInfo() argument
953 return VOPD::InstInfo(OpX, OpY); in getVOPDInstInfo()
958 auto [OpX, OpY] = getVOPDComponents(VOPDOpcode); in getVOPDInstInfo()
959 const auto &OpXDesc = InstrInfo->get(OpX); in getVOPDInstInfo()
H A DAMDGPUBaseInfo.h637 int getVOPDFull(unsigned OpX, unsigned OpY, unsigned EncodingFamily,
896 InstInfo(const MCInstrDesc &OpX, const MCInstrDesc &OpY) in InstInfo() argument
897 : CompInfo{OpX, OpY} {} in InstInfo()
953 VOPD::InstInfo getVOPDInstInfo(const MCInstrDesc &OpX, const MCInstrDesc &OpY);
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DCGHLSLBuiltins.cpp394 Value *OpX = EmitScalarExpr(E->getArg(0)); in EmitHLSLBuiltinExpr() local
412 /*ReturnType=*/OpX->getType(), Intr, in EmitHLSLBuiltinExpr()
413 ArrayRef<Value *>{OpX, OpMin, OpMax}, nullptr, "hlsl.clamp"); in EmitHLSLBuiltinExpr()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp349 const MachineOperand &OpX = MI->getOperand(ImmX); in profit() local
350 if (OpX.isImm()) { in profit()
351 int64_t V = OpX.getImm(); in profit()
H A DHexagonConstPropagation.cpp1854 static APInt getCmpImm(unsigned Opc, unsigned OpX,
2464 APInt HexagonConstEvaluator::getCmpImm(unsigned Opc, unsigned OpX, in getCmpImm() argument
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetInstrInfo.cpp1327 MachineOperand &OpX = Prev.getOperand(OperandIndices[3]); in reassociateOps() local
1333 Register RegX = OpX.getReg(); in reassociateOps()
1356 bool KillX = OpX.isKill(); in reassociateOps()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DVOPDInstructions.td115 bits<6> OpX = XasVC.VOPDOp;
H A DSIInstrInfo.td3341 let Fields = ["Opcode", "OpX", "OpY", "SubTgt", "VOPD3"];
3348 let Key = ["OpX", "OpY", "SubTgt", "VOPD3"];
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMTargetTransformInfo.cpp258 Value *OpX = I->getOperand(4); in instCombineIntrinsic() local
260 Type *OpTy = OpX->getType(); in instCombineIntrinsic()
266 I->getOperand(2), OpZ, OpX, OpY}); in instCombineIntrinsic()