Searched refs:OpSel (Results 1 – 12 of 12) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | GCNDPPCombine.cpp | 373 int64_t OpSel = 0; in createDPPInst() local
374 OpSel |= (Mod0 ? (!!(Mod0->getImm() & SISrcMods::OP_SEL_0) << 0) : 0); in createDPPInst()
375 OpSel |= (Mod1 ? (!!(Mod1->getImm() & SISrcMods::OP_SEL_0) << 1) : 0); in createDPPInst()
376 OpSel |= (Mod2 ? (!!(Mod2->getImm() & SISrcMods::OP_SEL_0) << 2) : 0); in createDPPInst()
378 OpSel |= !!(Mod0->getImm() & SISrcMods::DST_OP_SEL) << 3; in createDPPInst()
380 if (OpSel != 0) { in createDPPInst()
386 DPPInst.addImm(OpSel); in createDPPInst()
|
| H A D | AMDGPUInstructionSelector.h | 157 bool OpSel = false) const;
|
| H A D | AMDGPUISelDAGToDAG.h | 217 bool OpSel) const;
|
| H A D | SIDefines.h | 1001 enum OpSel : uint64_t { enum
|
| H A D | VOPInstructions.td | 1249 class VOP3Features<bit Clamp, bit OpSel, bit Packed, bit MAI> {
1251 bit HasOpSel = OpSel;
|
| H A D | AMDGPUISelDAGToDAG.cpp | 2927 bool OpSel) const { in SelectVINTERPModsImpl()
2932 if (OpSel) in SelectVINTERPModsImpl()
|
| H A D | SIInstrInfo.td | 1114 def op_sel0 : ArrayOperand0<"op_sel", "OpSel">;
2489 let HasModifiers = 1; // All instructions at least have OpSel.
|
| H A D | VOP1Instructions.td | 938 // VOP3 using the OpSel profile for the pseudo instruction.
|
| H A D | AMDGPUInstructionSelector.cpp | 3660 bool AllowAbs, bool OpSel) const { in selectVOP3ModsImpl()
3685 if (OpSel) in selectVOP3ModsImpl()
|
| H A D | SIInstrInfo.cpp | 3940 const MachineOperand *OpSel = getNamedOperand(MI, AMDGPU::OpName::op_sel); in convertToThreeAddress() local
4056 MIB.addImm(OpSel ? OpSel->getImm() : 0); in convertToThreeAddress()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 795 unsigned OpSel = 0; member
818 Modifiers.OpSel |= !!(Val & SISrcMods::OP_SEL_0) << J; in collectVOPModifiers()
824 Modifiers.OpSel |= !!(Val & SISrcMods::DST_OP_SEL) << 3; in collectVOPModifiers()
908 insertNamedMCOperand(MI, MCOperand::createImm(Mods.OpSel), in convertDPP8Inst()
937 insertNamedMCOperand(MI, MCOperand::createImm(Mods.OpSel), in convertVOP3DPPInst()
1105 insertNamedMCOperand(MI, MCOperand::createImm(Mods.OpSel), in convertVOP3PDPPInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 4529 unsigned OpSel = Inst.getOperand(OpSelIdx).getImm(); in validateOpSel() local
4531 if (OpSel & ~3) in validateOpSel()
4554 unsigned OpSel = Inst.getOperand(OpSelIdx).getImm(); in validateOpSel() local
4555 if (OpSel & 3) in validateOpSel()
8493 unsigned OpSel = Inst.getOperand(OpSelIdx).getImm(); in cvtVOP3DstOpSelOnly() local
8507 if ((OpSel & (1 << SrcNum)) != 0) in cvtVOP3DstOpSelOnly()
8616 unsigned OpSel = Inst.getOperand(OpSelIdx).getImm(); in cvtVINTERP() local
8626 if ((OpSel & (1 << J)) != 0) in cvtVINTERP()
8629 (OpSel & (1 << 3)) != 0) in cvtVINTERP()
8753 unsigned OpSel = 0; in cvtVOP3P() local
[all …]
|