| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 69 bool expandArith(unsigned OpLo, unsigned OpHi, Block &MBB, BlockIt MBBI);
150 bool AVRExpandPseudo::expandArith(unsigned OpLo, unsigned OpHi, Block &MBB, in expandArith() argument
163 buildMI(MBB, MBBI, OpLo) in expandArith()
368 unsigned OpLo = AVR::SBCIRdK; in expand() local
373 buildMI(MBB, MBBI, OpLo) in expand()
430 unsigned OpLo = AVR::COMRd; in expand() local
435 buildMI(MBB, MBBI, OpLo) in expand()
502 unsigned OpLo = AVR::CPRdRr; in expand() local
508 buildMI(MBB, MBBI, OpLo) in expand()
535 unsigned OpLo = AVR::CPCRdRr; in expand() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonConstPropagation.cpp | 1961 const MachineOperand &OpLo = LoIs1 ? MI.getOperand(1) : MI.getOperand(3); in evaluate() local
1964 RegisterSubReg SrcRL(OpLo), SrcRH(OpHi); in evaluate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 2453 MachineOperand OpLo = MI.getOperand(1); in expandPostRAPseudo() local
2479 if (OpLo.isGlobal()) in expandPostRAPseudo()
2480 OpLo.setOffset(OpLo.getOffset() + Adjust + 4); in expandPostRAPseudo()
2482 BuildMI(MF, DL, get(AMDGPU::S_ADD_U32), RegLo).addReg(RegLo).add(OpLo)); in expandPostRAPseudo()
|
| H A D | SIISelLowering.cpp | 5685 SDValue OpLo = DAG.getNode(Opc, SL, Lo.getValueType(), Lo, in splitUnaryVectorOp() local
5690 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitUnaryVectorOp()
5711 SDValue OpLo = DAG.getNode(Opc, SL, Lo0.getValueType(), Lo0, Lo1, in splitBinaryVectorOp() local
5716 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitBinaryVectorOp()
5743 SDValue OpLo = DAG.getNode(Opc, SL, ResVT.first, Lo0, Lo1, Lo2, in splitTernaryVectorOp() local
5748 return DAG.getNode(ISD::CONCAT_VECTORS, SDLoc(Op), VT, OpLo, OpHi); in splitTernaryVectorOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1773 SDValue OpLo = Op; in SplitVecRes_StrictFPOp()
1781 GetSplitVector(Op, OpLo, OpHi); in SplitVecRes_StrictFPOp()
1783 std::tie(OpLo, OpHi) = DAG.SplitVectorOperand(N, i); in SplitVecRes_StrictFPOp()
1786 OpsLo[i] = OpLo; in SplitVecRes_StrictFPOp()
1769 SDValue OpLo = Op; SplitVecRes_StrictFPOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 20194 SDValue OpLo = DAG.getNode(ExtendInVecOpc, dl, HalfVT, In); in LowerAVXExtend() local
20200 return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpLo); in LowerAVXExtend()
20208 return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpHi); in LowerAVXExtend()
20779 SDValue OpLo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, MVT::v2i64, In, in LowerTRUNCATE() local
20784 return DAG.getVectorShuffle(VT, DL, DAG.getBitcast(MVT::v4i32, OpLo), in LowerTRUNCATE()
24586 SDValue OpLo = DAG.getNode(ISD::SIGN_EXTEND_VECTOR_INREG, dl, HalfVT, In); in LowerSIGN_EXTEND() local
24596 return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpHi); in LowerSIGN_EXTEND()
|